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ABSTRACT 
This thesis covers the design, manufacture and testing of 
a frequency converter, that transforms three phase AC 
380V, into one phase AC 50 to 120Hz, 100 to 650V. The 
inverter output is intended to power a Soudronic VAA2 O 
welding machine. 
The input to the converter was stepped down and rectified 
to generate an unregulated DC bus of 250V. A full bridge 
transistorised inverter was controlled by a 6809 
microprocessor that generated pulse width modulated 
waveforms to derive a desired inverter output current and 
frequency. 
A base drive was developed to control the power transistor 
in the inverter. It facilitates the rapid switching of 
the transistors and provides them with overcurrent 
protection. 
The inverter was originally constructed in push-pull 
configuration. At 20KVA this type of inverter was found 
to be undesirable, so a full bridge configuration was used 
in the final design. The converter has been installed and 
is operating successfully. 
Many recommendations are made for the improvement of 
future converters. The changes will improve the operation 
of the converter and can also reduce the size, cost and 
weight of it. 
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CHAPTER 1 
INTRODUCTION 
The aim of this thesis is to design and construct a 
frequency converter, for the purpose of supplying power to 
a tin can welding machine, in order to facilitate its 
faster operation. The welding machine is a Soudronic 
VAA 20. This welder is the main component in a production 
line that manufactures pressurised deodorant cans. The 
can production rate is limited by the 50Hz mains 
frequency. 
The converter modifies the three phase, 380V, 50Hz, to one 
phase, 600V, 120Hz. This higher frequency is used to 
power the Soudronic so that the can production rate can be 
doubled. It is not only necessary to increase the voltage 
and frequency, but the voltage must also cycle through 
three different levels per can. 
The converter consists of a three phase rectifier, a full 
bridge transistor inverter, a computer controller and the 
power transistor drivers. 
An existing alternative method of increasing the frequency 
to the Soudronic is available. Other welding machines use 
"motor-generator sets" that have a controlled DC motor on 
the same shaft as a single phase generator. A 
motor-generator 
maintenance. 
maintenance and 
set is expensive 
A solid state 
does not cost as 
motor-generator sets. 
and requires constant 
converter offers low 
much as the existing 
2 
The converter was ordered by Carnaud in Spain, from Metal 
Box S.A. MLT Drives, who financed the project, was 
contracted to manufacture the converter. The project was 
started in March 1988. By June 1988 a converter with a 
push-pull inverter, using a DC bus voltage of 125V, was 
completed. The design was subsequently modified to a 250V 
full bridge inverter. The project was finally completed 
in April 1990 and the converter has been operational in 
Carnaud, Spain, since October 1990. 
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CHAPTER 2 
THE WELDER AND ITS POWER REQUIREMENTS 
The converter is used to supply the power to a Soudronic 
VAA 20 welding machine. The speed at which the welding 
machine operates is limited by the frequency of the mains 
supply. The converter changes the frequency of the 
welding current from 50 Hz to 120 Hz. This enables the 
speed of the welding machine to be increased. When the 
frequency is increased, the voltage and power must also be 
raised according to certain requirements. 
The discussion on the welder has been divided into two 
sections, first the Soudronic operation and then the 
Frequency converter specifications. The discussion on the 
Soudronic welder is only necessary to give an 
understanding of the specifications and operation of the 
converter. The section on the converter specifications 
gives the general electrical requirements for the 
inverter, that were set out before the project began, or 
that were added during the project. 
2.1 THE SOUDRONIC VAA 20 WELDING MACHINE 
The Soudronic VAA 20 is a tin can welding machine. The 
machine welds the can on the seam along the length of the 
can. The type of cans that are welded by the Soudronic 
are pressurised deodorant cans. The welder must therefore 
produce a consistently good weld along the entire length 
of the can otherwise the can might leak. Different types 
of cans have a variety of lengths and metal thickness'. 
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2.1 1 The welding operation 
The can enters the welding machine as a flat, rectangular 
sheet of metal. The sheet is bent in a circle to form a 
tube. A diagram of a folded metal sheet can be seen in 
figure 2.1. 
Figure 2.1 The unwelded can 
A pair of "pincher" rollers pull the can through the 
machine along the seam. The rollers pass a current in the 
order of a few thousand amps through the seam of the can. 
This high current melts the metal and causes the two 
surfaces of the can to bond and form a weld. A diagram of 
how the can is pulled through the machine can be seen in 
figure 2.2. 
Unwelded seam 
Copper Wire 
Copper Wire 
Roi ler 1 
Weld 
Current 
Direction of Can Movement 
Figure 2.2 The can in between the welding rollers 
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A constant flow of chilled water is pumped through the 
rollers. This removes the heat that is generated during 
the welding process. The water is chilled to 
approximately 4°c. If the water temperature rises above 
14°c, or if water flow ceases, the Soudronic will switch 
off. 
2.1.2 Power to the Soudronic 
The input to the welder requires a single phase supply. 
The single phase is used to power a step-down transformer. 
On the output of the step-down transformer there is a low 
voltage winding that supplies the 5000 Amp welding 
current. 
The input to the Soudronic is supplied either by a single 
phase thyristor phase angle control unit (under normal 
operation), or by a frequency converter. A switch was 
added to the Soudronic to select between the two power 
6 
sources. 
figure 2.3. 
A diagram showing this can be seen in 
3 Phase Input 
-
-
-
- Conver tar ~ 
-
-
• 
-
-
-
-L - Soudron ic 
Weld Ing 
- Transformer 
Soudron le ,__ I 
Phase Control I ;_ I 
- Unit - I 
-
- I 
Neut al lnpu r t I Selector 
Switch 
Figure 2.3 Input Power selection to the Soudronic. 
Under normal operation, the welding current is phase 
controlled on the primary of the step down transformer. 
When used with the converter, the phase controller is 
bypassed and the output of the converter is fed directly 
into the step-down transformer. 
2.1.3 The voltage cycles 
During the welding process, heat is being transferred away 
from the weld in all directions (360°). This cools the 
weld down. At the start and at the end of a can, heat 
transfers through 180°. The welding current must 
therefore be reduced, to prevent the edges of the can from 
overheating and burning. To reduce the welding current 
the inverter must decrease the voltage. 
There is a small time between consecutive cans when there 
is no can between the rollers. Also, when a malfunction 
occurs during the bending of a can for example, there is a 
long interval when there is no can between the rollers. 
In the absence of a can, the resistance between the 
rollers decreases and welding current increases. This is 
wasteful, as energy is dissipated in the inverter, the 
welding transformer and the rollers. Hence, if the can is 
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not between the rollers, the welding current should be 
inhibited. 
The welding cycle therefore has four stages: reduced weld 
at the start of a can (can-start); normal weld for the 
length of a can (full-weld); reduced weld at the end of a 
can (can-end); a.nd no-weld when there is no can. A 
profile of welding current versus time (can length), can 
be seen in figure 2.4. 
Weld 
current 
full weld---, 
can start 
~<_J 
i> 
can end 
<~~~~.can length~~~-> 
--+-----'-----------------'----'-----> 
time 
Figure 2.4 Graph of welding current versus time 
2.1.4 Signals from the welder to the Converter 
The signals for the various welding stages are derived 
from an optical sensor that is able to sense the position 
of the can. The output of the optical sensor is decoded 
to give four output codes, on three separate connections. 
Each connection can be in one of two states, either high 
(lOmA), or low (OmA). Each connection represents a 
welding stage, either can-start, full-weld, or can-end. 
If a high is present on one of these connections, then the 
appropriate weld state is required. When the no-weld 
stage is required, all three outputs go high. A truth 
table of the logic states is shown in table 2.5. 
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OUTPUT INPUT CONNECTION NUMBER 
STATE 1 2 3 
Can-start 1 0 0 
Full Weld 0 1 0 
Can-end 0 0 1 
No Weld 1 1 1 
Same as All other possible 
previous state combinations 
Table 2.5 Truth table of the logic states from the 
Soudronic 
The pincher rollers do not weld the can. A copper wire 
that runs over the rollers, is in contact with the can. 
This wire is rectangular so that there are two large, flat 
surf aces that can weld the can. The copper wire runs 
constantly at the same speed as the can. Each side of the 
wire comes into contact with the can only once, as the 
wire deforms due to the heat of the weld. 
Occasionally this wire breaks due to a defect in either 
the copper or an adjustment problem in the Soudronic. If 
the wire breaks, the rollers come into contact with the 
can to perform the weld. This causes excessive wear on 
the rollers. There is an emergency button on the 
Soudronic that inhibits the welding current even if the 
optical sensors sense a can between the rollers. A 
normally open relay connection, carrying 220V AC is used 
to signal to the converter to inhibit the welding current. 
2.1.5 The welding frequency 
The can is welded using Alternating Current. During each 
cycle, there are two points at which no current flows (the 
zero's of the current sine wave) . At these zero's, the 
area that is being welded, cools down. There are also two 
current peaks, one positive and one negative. When a peak 
current flows the area being welded is very hot and a firm 
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weld results. As the can is being pulled between the 
rollers there are areas of hot and cold weld. The areas 
of hot weld that have a cold weld on either side are 
called nuggets. The nuggets form when current peaks pass 
through the weld, which occurs twice per AC cycle. Under 
normal operation, the welder uses 50Hz, which leaves 100 
nuggets per second. 
If the speed with which the can moves through the rollers 
is increased, the nuggets become more spaced out. These 
areas between the nuggets can be too cold to perform a 
correct weld and holes in the weld can occur. This is 
obviously unacceptable, hence a minimum number of nuggets 
per length of weld are specified. As an example, for a 
specific length of can it might be sufficient to have 100 
nuggets down the length of the can. This means that the 
can will take one second to weld. This factor limits the 
production rate of the Soudronic welding machine. 
The frequency converter is designed to allow the Soudronic 
welder to increase in speed by a factor of two. If the 
time the can spends in the welder is reduced to 0.5 
seconds, the number of nuggets per can must remain at 100. 
To obtain 100 nuggets per 0.5 seconds, the welding current 
frequency must be increased to lOOHz. Thus, if the can 
production rate is to be doubled, the welding current 
frequency must be increased from 50Hz to a minimum of 
lOOHz. 
The welding current must be precise, otherwise the weld 
may either be hot or cold. A hot weld occurs when there 
is too much current and the weld burns. A cold weld 
occurs when there is not enough current and the seam does 
not seal properly. Both types of fault weaken the weld to 
an extent that the can may rupture when under pressure. 
The welding current must therefore be constant for the 
entire length of the full weld and must also be constant 
from can to can. 
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2.2 THE CONVERTER SPECIFICATIONS 
The converter specifications were written by Metal Box SA 
(Pty) Ltd for MLT Drives cc. Metal Box engineers based 
the specifications on their knowledge of the Soudronic 
welder, but there was an understanding by both parties 
that the specifications were liable to change slightly 
during the design. The specifications given in this 
section are the final specifications that the converter 
complied with. 
2.2.1 Frequency 
In section 2 .1. 4 it was stated that the welding current 
frequency should be a minimum of lOOHz. If the nuggets 
are close together, the areas of cold weld between the 
nuggets become small and can even disappear if the nuggets 
are very close together. This results in a superior weld. 
The upper frequency limit was set at 120Hz, so that the 
converter would give a superior weld even at the increased 
production rate. It was specified that the frequency 
should be controllable from 50Hz to 120Hz. 
2.2.2 Voltage and Power 
The output power requirement of the inverter was set at 
20KVA. The power factor was not specified . This caused 
problems during the design as the power factor was 
determined to be approximately o. 6 lagging. The output 
voltage range was specified to be variable between 200V 
and 700V AC, single phase. The input voltage was 
specified as 3 phase, 380V. 
2.2.3 Settings 
The voltage and frequency settings were to be set via 
dials on the front panel. The frequency dial ranges from 
Oto 9, and the voltage dials ranges from 00 to 99. The 
three voltage settings for can-start, full-weld and 
can-end had to be independent of each other, all having a 
11 
range from 00 to 99. The front panel was also to have 
indications of the converter output current and output 
voltage, one phase of input current and the DC bus 
voltage. 
The four states, no-weld, can-start, full-weld and can-end 
were to be de.1.ived from three wires carrying lOmA tCJr an 
"on" state and OmA for an "off" state . For no weld, all 
inputs were high. The signals had to be isolated from the 
electronics of the converter by means of optical 
isolators. A fourth wire, the negative return for the 
three signals, was also supplied. A further input, to 
inhibit the welding current in the case of an emergency 
was also supplied. This was a o / 220v signal intended to 
power the coil of a relay. 
2.2.4 Voltage and Frequency stability 
No specifications were given for the voltage and frequency 
stability. It was understood that the output was derived 
by means of pulse width modulation to simulate a sine wave 
current. No specifications were given as to the harmonic 
content of the sine wave. It was understood that the 
pulse width modulation was to be derived from a computer 
that is crystal controlled. 
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CHAPTER 3 
THE COMPLETE CONVERTER 
This chapter provides the reader with an overall view of 
the converter, to ease the understanding of the purpose 
and function of each element. The physical layout of each 
component in the converter is discussed. The design 
stages and testing procedures are also noted. 
3.1 AN OVERALL VIEW 
The converter consists of four major components. They 
are: the input rectifier, the inverter, the control 
electronics and the base drive. A block diagram of the 
complete converter and its control can be seen in 
figure 3.1 The solid black lines represent the main power 
flow and the hollow lines represent signal flows. 
3 Phase DC Bus 
.... 
RECTIFIER 
.... 
INPUT 
Input Slgnals 
c:=====~~~ COMPUTER 
V 
From Soudronlc 
Input From lf Operator Dials 
.... 
.... 
INVERTER 
4 BASE 
DRIVES 
Figure 3.1 The Complete Converter 
CONVERTER 
.... 
.... 
OUTPUT 
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The input rectifier is an isolated 25KVA, 250V DC power 
supply. It converts the input 50HZ, three phase AC into 
DC. It supplies the main power to the inverter. The DC 
supply is not controlled, but is an unregulated diode 
rectifier. It is a 6 phase, 12 pulse bridge, with a 
voltage ripple of approximately 5%. The rectifier is 
discu2sed in chapter 5. 
The inverter converts the 250V DC back to AC, with a 
frequency ranging from 50HZ to 120HZ. The inverter is 
controlled by a sine-weighted Pulse Width Modulation (PWM) 
to regulate the voltage on the output of the inverter. 
The final inverter design was in a full bridge 
configuration. The output of the inverter drives a 
transformer that steps the voltage up to between 200 and 
700V AC. The inverter is discussed in great depth in 
chapter 4. 
The PWM signal that is used 
transistors is generated by a 
controls the shape of the PWM 
to control the power 
computer. The computer 
(level of modulation), 
according to voltage and frequency settings that are made 
by the operator of the Soudronic. The computer interprets 
isolated inputs from the Soudronic, as well as the dials 
set by the operator, to give an appropriate PWM to the 
transistors. The computer controller is discussed 
separately in chapter 7. 
The circuit that converts the computer logic signal, to a 
power signal that is able to control the power Darlington 
transistors of the inverter, is called a base drive. A 
base drive isolates each transistor from the computer and 
increases the current of the signal. It also provides the 
transistor with protection and the requirements for it to 
perform correctly. The base drive is discussed in great 
depth in chapter 6. 
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3.2 THE MECHANICAL ASSEMBLY 
The converter was constructed inside a steel cabinet. 
This cabinet was divided horizontally in the middle. All 
the magnetic components (the transformers and the choke} 
were mounted in the lower half. The top section was 
reserved for the electronic components, e.g. the power 
transistors, the base drives and the computer. A 
photograph taken from the rear of the converter is shown 
in figure 3. 2. Note that the doors are open for the 
photograph and a cover is over the computer controller. 
The converter is approximately 2 meters high. 
I 1-teatalnk I Meter a I 
I 
Computer 
I 
Baae Brlve 
DC Capa~ 
Power 
Supply 
1/P Contactor 
Input Output 
!rranefor mer !rranaformer 
Inverter 
Choke 
Figure 3.2 Photograph and diagram of the converter. 
The transformers are separated from the electronics to 
reduce eletromagnetic interference in the electronics. 
The computer is housed in a steel and aluminium 
compartment to reduce interference that could be generated 
-
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by any of the power components in the upper section. The 
paths and positioning of the wiring is a very important 
aspect of designing a power electronic machine [1]. Notes 
on wiring, that were adhered to during the design, can be 
found in Appendix I. 
On the front of the converter there are voltage and 
current meters to monitor the power through the converter. 
Also on the front are the dials to adjust the voltage and 
frequency settings of the inverter. A photograph and a 
diagram of the front of the converter is shown in 
figure 3.3. 
Figure 3. 3 
Front 
and Diode 
Haaulnk 
Haatelnk 
Photograph and diagram of the front of the 
converter 
In figure 3.3 it can be seen that the heatsinks are 
mounted outside the cabinet. This was done to aid the 
cooling of the heatsink on which the transistors and 
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diodes are mounted. The chilled water that is pumped into 
the Soudronic is also used to cool the heats inks. The 
water pipe is connected to the converter heats inks, in 
series with the Soudronic. 
The power transistors and rectifier diodes are mounted on 
three sepa~ate water-cooled heatsinks. It ~a not 
necessary to watercool the snubber resistor heatsink. A 
photograph and a diagram of the components mounted on the 
water-cooled heatsink can be seen in figure 3.4 . 
Figure 3. 4 
.. .. 
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I 1 I ~ B 
.. 
1 Rectifying diodes 
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3 Power Transistors 
4 
4 Base Dr Ives 
- Buabara 
Photograph and diagram of the components on 
the heatsink 
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the transistor drivers. This was found to be an incorrect 
assumption and that the transistor drivers had to be 
isolated. The fundamental differences between the 
push-pull and full bridge inverters are 
table 4.8. 
listed in 
-
Push-Pull Full Bridge 
needs only 2 transistors needs 4 transistors 
transistor carries twice transistor carries half the 
current of Full Bridge current of Push-Pull 
High voltage overshoots Low voltage overshoots 
Bad transformer utilisation Good transformer utilisation 
Table 4.8 Differences between the Push-Pull and Full 
Bridge Inverters 
In a full bridge inverter, if a transistor is on when it 
should be off, a path from the positive rail to the 
negative rail could exist. The path would be through two 
transistors in the same leg, if they were both on at the 
same time. This is called a shoot-through. In the event 
of a shoot-through, current will rise rapidly, which could 
result in the destruction of the transistors. A shoot-
through could occur when a transistor is falsely triggered 
on, or when it does not switch off as rapidly as it 
should. 
inverter. 
A shoot-through is not possible with a push-pull 
4.4 SNUBBER NETWORKS 
Snubber networks perform two fundamental tasks; a) to 
reduce switching losses and b) to keep the voltage 
overshoot to a minimum. Snubber networks can either 
assist the turn-off or the turn-on. The turn-on of a 
Darlington transistor is rapid, but the turn-off is slow 
(4]. The turn on time of the AEG transistor was found to 
be approximately 2us and the turn-off time approximately 
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2ous. The switch-on losses are thus in the order of 10 
times less than the switch-off losses. 
no switch-on snubber was used. 
4.4.1 The RCD Snubber 
The swit~h off assisting snubber that 
the push-pull and the full bridge 
For this reason, 
was usea for both 
inverter was the 
conventional RCD snubber. The snubber component 
calculations1 can be found in Appendix B. To calculate 
the snubber capacitance value, the peak collector current 
immediately prior to turn-off and the rate of voltage rise 
need to be known. The resistor value is calculated 
according to the resistor-capacitor (RC) discharge time 
constant. The references [3,5,6] all recommend different 
discharge times, ranging from 0.7 to 0.25 times the 
minimum on state time. 
It is obviously impractical for sine weighted pulse width 
modulation, to base the snubber design on the minimum on 
state time, as the pulse widths become very small. 
Fortunately, the small pulse widths occur during the 
portion of the sine wave when the transistor does not 
carry the worst case current value. This means that a 
value for the minimum pulse duration must be approximated. 
A diagram of the RCD snubber circuit and its component 
values is given in figure 4.9. 
R 
COMPONENT PUSH FULL 
PULL BRIDGE 
Cl 2.5uF luF 
C Rl 23 Ohms 47 Ohms 
Figure 4.9 RCD Snubber for the Push-Pull and Full Bridge 
inverters 
1 References 3, 5 and 6 assisted with the snubber design. 
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4.4.2 DC Bus capacitors 
A range of capacitors were used on the DC bus to remove 
oscillations that arose because of parasitic inductances 
in the wiring of the inverter. The push-pull inverter 
used a bank of 10x4700uf electrolytic capacitors to remove 
these oscillations. The high frequ~~cy oscillations were 
only slightly reduced. 
The full bridge inverter used a bank of 6x3600uf 
electrolytic capacitors, one 
one luf polypropolene 
50uf polyester capacitor and 
capacitor to remove the 
oscillations. Each type of capacitor has a different 
frequency response. By using the three types, nearly all 
the oscillations on the DC bus were removed. 
4.4.3 Additional Snubbers used in the Push-Pull Inverter 
The full bridge inverter required only the RCD snubber on 
each transistor and the DC bus capacitors to limit the 
voltage overshoot. The push-pull inverter did not only 
have the simple RCD snubber, but two other snubbers as 
well. These snubbers are shown in figure 4.10. 
u 
II 
12SV 
II 
DC Bus 
C.l Rl 
Vl 
C2 R2 
12SV 
DC Bus 
C3 
Figure 4.10 The additional push-pull snubbers 
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The snubber2 that consists of Rl and Cl is small and has 
little effect on the switching. When a transistor 
switches off, the rate of voltage rise is limited by the 
discharging of the capacitor (Cl). The capacitor is 
charged up again when the other transistor switches on. 
The resistor limits the current into the capacitor. 
snubber has the same eff~~t for both transistors. 
This 
The second snubber removes the voltage overshoot only3 . 
C3 is constantly charged up to the DC bus voltage. C3 
removes oscillations that are present on the DC bus. In a 
push-pull configuration the collector voltage of the 
transistor that is off is twice that of the DC bus. The 
lowest voltage across C2, during the inverter operation is 
thus equal to the DC bus voltage. The lowest voltage 
measured at Vl is therefore twice the DC bus voltage. If 
a voltage overshoot occurs on either transistor, C2 
charges up and limits the rate of voltage rise. R2 
discharges 
diagram of 
figure 4.11 
capacitor C2 back 
the voltages in 
to the DC bus 
the snubber is 
Time 
Figure 4.11 Voltages in the Snubber 
level. 
shown 
A 
in 
a) Voltage on the collector of a Transistor 
b) Voltage between point Vl and ov4 
2 This snubber is suggested by Chopra [7]. 
3 Similar "spike removers" are dealt with in Bosterling [8]. 
4 Note that the DC bus is only 125V, but the voltage that appears 
across each transistor is twice this, because of the effect of 
the push-pull transformer. 
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The full circuit diagrams of the inverters with their 
snubbers are in Appendix C. 
4.5 INVERTER SWITCHING CURVES 
This section g:ves graphs of current and voltage wavet~rms 
of readings taken from various converters. 
4.5.1 Validity of Results 
Graphs and measurements were taken at various stages 
during the design process. The curves that are presented 
in this dissertation have been obtained from two different 
oscilloscopes. A Gould digital storage oscilloscope was 
borrowed from Metal Box to obtain graphs of the push-pull 
and full bridge converters. These graphs were not 
detailed enough to observe the transistor switching times 
though. 
Further curves were obtained using a Iwatsu DMS 6430 
oscilloscope and a Technicorder Type 3077 plotter. These 
graphs show the curves of lOKVA Uninterruptable Power 
Supply (UPS), not one of the converters. The UPS inverter 
is in a full bridge configuration, with a DC Bus of 250V, 
as in the final converter design. The power in the UPS is 
half that of the converters. AEG 150A, 600V power 
transistors were driven by the same base drive as in the 
final converter. The curves are thus the same in the UPS 
as for the converter, except that they are half the 
magnitude of the converter currents. 
The Gould oscilloscope has a maximum sampling rate of lOOM 
samples per second, which gives a maximum frequency of 
50MHz, thus showing curves as dots with lOns spacing. A 
plotter is built into the oscilloscope, so the printed 
graphs are a true reproduction of the data that was 
captured. 
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The same level of definition was not obtained from the 
Iwatsu-Technicorder system however. The Iwatsu 
oscilloscope has a maximum sampling rate of lM sample per 
second, thus showing levels (dots) with lus spacing. It 
is therefore difficult to measure switching times with 
this oscilloscope. The plotter adds further inaccuracies 
to the printed waveforms, as the plotter respvnse is slow 
and straight vertical lines appear either curved or 
sloped. 
The curves produced by the Iwatsu oscilloscope were 
varified with a Nicolet Model 204-A storage oscilloscope 
that samples at 20 Msamples/second, or 1 dot per sons. 
It was not possible to obtain a printout of the graphs 
from the Nicolet. Where the output of the Technicorder 
plotter differs widely from the readings taken from the 
Nicolet, comments are made in the text. 
4.5.2 Inverter PWM Waveforms 
The output of the inverter is a pulse width modulated 
approximation of a sine wave. The graphs shown in this 
section were taken from the 10 KVA UPS and printed by the 
Technicorder plotter. 
For the two graphs in figures 4. 12 and 4. 13, the upper 
trace shows the inverter current and the lower trace 
represents the voltage across the inverter transformer 
primary and its series inductor. The voltage trace in the 
graphs is distorted due to the plotter. The vertical 
lines should be straight and not sloped as they appear. 
Also the voltage spikes on the rising edge have been 
removed by the platter. 
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Figure 4.12 Inverter current and voltage (Table 25) 
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Figure 4.13 Inverter current and voltage (Table 45) 
In figure 4 .12, the modulation factor 
0.45, 
With 
which represents table number 2 3 
this PWM the UPS was delivering 
is approximately 
in the converter. 
5KVA (half full 
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load) . The ripple current is high, but the UPS has a 
resonant filter on the output that reduces this ripple. 
The converter does not have any filtering except for the 
current filtering of the series inductance. 
Figure 4 .13 shows the UPS delivering full load (lOKVA) 
with a modulation factor of 0.95 or table 47 for the 
converter. The UPS was tested on resistive load, which is 
the reason for the current waveform rounding at the peaks. 
For the converter, the load is very inductive, so the 
rounding of the peaks would not be as apparent. 
4.5.3 Push-pull inverter switching waveforms 
As has been stated earlier, the push-pull inverter 
configuration was not used in the final design. This 
section shows two graphs that motivate the reasons why the 
push-pull inverter design was not used. 
with the Gould oscilloscope. 
Both were taken 
The graph in figure 4.14 shows the collector emitter 
voltage as the transistor turns-off. Oscillations appear 
across the transistor. The initial peak reaches 575V and 
is 15us wide. This peak is obviously too high for a 
transistor with a VcEO rating of 550V, but is acceptable 
for the higher voltage transistors with a VcEO rating of 
880V. 
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Figure 4.14 Collector emitter voltage of a push-pull 
transistor 
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Figure 4.15 shows the voltage across the RDC snubber 
capacitor. The peak voltage reaches 500V, just below the 
voltage of the transistor's collector emitter voltage. It 
is important to note that the capacitor is fully 
discharged when a large voltage spike occurs, as at point 
1. At point 2, the capacitor is not fully discharged but 
the voltage spike is small. 
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Figure 4.15 Snubber Capacitor Voltage 
4.5.4 Full Bridge Switching Waveforms 
All the graphs on this section were taken from the lOKVA 
UPS using the Iwatsu oscilloscope. The traces were all 
obtained at full load and at the peak of the sine wave, 
which is the worst case. 
4.5.4.1 PWM waveform in the power transistor 
The graph in figure 4 .16 shows the current in the power 
transistor and associated free-wheeling diode (upper 
trace), and the same transistor's collector emitter 
voltage (lower trace). The current that appears above the 
zero line was conducted by the transistor and below the 
line was freewheeled by the diode5 . The DC bus voltage 
was reduced so that the UPS would increase the modulation 
factor to maintain a constant output voltage. A 
modulation factor of 1. 2 (table 60) can be seen. It 
should again be stated that the rounding effect at the 
current peak is due to the resistive load. 
5 Note that the spikes on the rising edges have been rounded off 
by the plotter and also the current in the free-wheeling diode 
had been clipped by the oscilloscope. 
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Figure 4.16 Ic and VcE of a Power Transistor 
4.5.4.2 Transistor Turn-On 
Figure 4.17 shows an expanded view of the collector 
current (upper trace) and the collector voltage (lower 
trace) when the transistor turns on. Each step in the 
digital waveform is lus long, and the total trace length 
is 60us. This time scale applies to all the remaining 
graphs in section 4.5.4. 
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Figure 4.17 Ic and VcE at switch-on 
As the transistor switches on 6 a current overshoot occurs. 
This overshoot is 70 Amps above the 70 Amps of continuous 
current. The discharging of the snubber capacitor through 
the snubber resistor is partially responsible for the 
current spike. 
When the transistor switches on after the free wheeling 
diode of the other transistor in the same leg has been 
conducting, a short shoot-through occurs. 
the shoot through path is shown in fig 4.18. 
A diagram of 
This shoot-
through is due to the long reverse recovery time of the 
free wheeling diode, which can add a peak of around 40 
amps above the normal pulse, in the case of the UPS. 
6 A transistor reaches an "on" state when its collector voltage 
drops below 90% of its pre-switch-on value. Likewise, a 
transistor is off when its collector current drops below 90% of 
its pre-switch off value [22). 
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Figure 4.18 A shoot-through path 
4.5.4.3 Transistor Turn-Off 
Figure 4.19 shows the collector current (upper trace) and 
collector voltage when a transistor turns off (lower 
trace). The Iwatsu oscilloscope has only two channels, so 
it is difficult to show when the base drive begins to 
switch the transistor off. A letter A in the graph 
signifies when the base drive starts to switch the 
transistor off. 
i ._____ ___ _ r A 
l 
'-------------------i 
-------------~------------------~ 
Figure 4.19 Ic and VcE at switch-off 
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The transistor is conducting 80 Amps before it is switched 
off. A storage time (ts) of approximately 4us can be seen 
before the current begins to fall rapidly (tf) , which 
takes a further 2us. During the storage time, VcE rises 
slowly. This is due to the slow down circuit in the 
output of the base drive. 
given in section 6.2.3. 
A comprehensive explanation is 
After the storage time, Ic falls sharply and VcE rises 
sharply, with almost no overlap. The delay in rise of VcE 
is caused by the snubber circuit. It should be noted that 
the graph shows almost no voltage overshoot. This is 
incorrect as there is a 50V overshoot for approximately 
7 1.5us . 
7 - Measured on the Nicolet oscilloscope. 
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4.5.4.4 Snubber Voltage waveforms 
Figure 4. 20 and 4. 21 show the snubber capacitor voltage 
(upper trace) relative ton VcE (lower trace), for the turn 
off and turn on. 
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Figure 4.20 Snubber voltage and VcE at turn-off 
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Figure 4.21 Snubber voltage and VcE at turn-on 
At turn off, the snubber capacitor appears to charge up to 
above VcE· This is obviously incorrect and is an error in 
the oscilloscope reading. The actual over-shoot is the 
same as the peak voltage that the snubber capacitor 
changes to8 . When the transistor switches off, the 
capacitor voltage rises rapidly, and follows VcE· At 
switch-on, the capacitor discharges slowly through the 
snubber resistor. 
8 Measured on the Nicolet oscilloscope. 
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CHAPTER 5 
THE INPUT RECTIFIER AND TRANSFORMERS 
As mentioned earlier, the inverter changed during the 
design process, from a 125V DC push-pull configuration to 
a 250V DC full bridge configuration. The Rectifier 
supplies this DC power to the inverter. Consequently, the 
rectifier had to be converted from 125V to 250V. It was 
modified from a half bridge to a full bridge 
configuration. As the transformers form the major cost in 
the converter, it was necessary to use the same 
transformers in the 250V converter. The most effective 
way of applying the same transformers was to raise the DC 
voltage from 125V to 250V. This is the reason for 
choosing a 250V DC bus for the full bridge inverter. Both 
rectifier designs and the input and output transformers 
are discussed in the following sections. The power output 
requirement for both rectifiers was 25KVA. 
5.1 THE TRANSFORMERS 
This section discusses the transformer winding 
configurations, to enable a better understanding of the 
rectifiers. Both transformers were originally constructed 
for the 125V push-pull inverter, but were later adapted to 
the 250V full bridge inverter. 
5.1.1 The Output Transformer 
5.1.1.1 Construction of the Transformer 
The transformer has two primary windings and five 
secondary windings. The two primary windings are required 
for push-pull operation in an inverter. The transformer 
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was constructed with five output windings so that it was 
possible to obtain a wide range of output voltages. In 
the final design, all the windings were connected in 
series to obtain the highest possible voltage. A diagram 
of the transformer and the winding voltage ratios is shown 
in figure 5.1. 
Centre Tap 
ssov 
Figure 5.1 The Output Transformer Windings 
The primary voltage was chosen to be 88V, approximately 
2/3 of the DC bus voltage. This gives an acceptable level 
of modulation at full power, with an acceptable primary 
current. MLT Drives uses this voltage ratio in the design 
of their inverters. In the full bridge inverter, the two 
windings were connected in series, to give a single 
winding of 176V. 
In the push-pull inverter, the secondary did not have a 
80V winding. With all the windings in series, the 
secondary voltage summed up to 500V. This is the voltage 
that was originally specified by Metal Box. An extra 
winding of 80V was inserted in the transformer to increase 
the voltage, as 500V was found to be too low. 
The transformer core was constructed of grain oriented 
silicon steel. With this core, the transformer is capable 
of transferring 20KVA at 50Hz. The full 20KVA is only 
consumed at 120Hz 9 At 120Hz, this core can transmit 
more than 20KVA. The transformer was thus designed 
conservatively. 
9 In section 2 .1. 5, it is shown that at a low frequency, the 
Soudronic' s maximum operating speed is limited, therefore the 
power consumption is low. 
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5.1.1.2 Power Loss in the Windings 
In the push-pull configuration, the full inverter current 
alternates between the two windings, whereas in the full 
bridge configuration a smaller current flows continually 
through both windings. The power dissipated in both of 
the primary windings of the push-puli inverter can thus be 
derived from the equation: 
Ppp = 2 x (I 2 x R) where: I is the RMS current through 
each winding and 
R is the resistance of one 
winding 
In the full bridge inverter the peak current is halved, so 
the RMS current is 1/v2 of the Push-pull inverter10 . The 
same current flows through both windings. The total 
winding resistance is also doubled, because two windings 
are connected in series. 
becomes : 
The power loss therefore 
Pfb = (l/v2 X I) 2 X (2 X R) 
or 
Pfb = I 2 X R 
The power losses in the primary winding of the full bridge 
inverter are thus reduced by a factor of 2. The 
transformer is therefore better utilised in the full 
bridge inverter than in the push-pull inverter. 
5.1.2 The Input Transformer 
This transformer is a three phase transformer with a 380V, 
delta connected primary. It has three primary and two 
secondary windings per phase. The primary has three 
windings so that it is possible to vary the voltage either 
up or down by a total of 10%. A diagram of the 
transformer and the winding voltage ratios is shown in 
10 - The calculation that derives this can be found in Appendix B. 
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figure 5.2. 
Phase 1 P.,ase 2 P.,ase 3 
Figure 5.2 Input transformer 
The three phase transformer is constructed in such a way 
that it generates six secondary phases. This type of 
secondary was chosen, because a six phase, half bridge 
rectifier gives a low ripple, six pulse DC waveform. This 
rectifier not only gives low current ripple, but current 
only conducts through one diode at a time, resulting in 
low semiconductor losses. The transformer was eventually 
used in the full bridge configuration to generate the 250V 
DC bus. The transformer primary winding losses were thus 
reduced by a factor of 2 for the same reasons as discussed 
in the previous section. 
The main secondary winding was connected in series, but 
out of phase with the two 5% windings. This has the 
effect of subtracting 10% from the primary, or adding 10% 
to the output. This was done to increase the DC bus 
voltage to the highest possible voltage. 
The transformer core was made from grain oriented silicon 
steel. The core has a three phase, 50Hz power rating of 
25KVA. 
5.2 THE HALF BRIDGE RECTIFIER 
The half bridge rectifier converts 25KVA, 90V, 6 phase 
into 6 pulse, 12 5V DC, 2 00 Amps. A 6 phase, 6 pulse 
rectifier generates an RMS voltage ripple of 4% and has an 
input power factor of O. 95 [ 10]. These perameters were 
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considered adequate for the converter. The half bridge 
uses 6 diodes, one connected to each phase. 
the rectifier can be seen in figure 5.3. 
Phase 1 
Phase 2 
Phase 3 
A diagram of 
Figure 5.3 The 125V Rectifier 
The diodes that were used, were Semikron SKKD 81/06, 81 
Amp 600 Volt, double diode modules [11]. The data sheet 
for these diodes can be found in Appendix A. An SKKD 
module is intended for use in a full bridge inverter. The 
internal structure of these diode modules is shown in 
figure 5.4. 
At 
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Figure 5.4 The Structure of the SKKD module 
this time, this was the only isolated module 
configuration available in South Africa. Isolated single 
diode or common cathode diode packs were not available 
unless a large quantity of modules was required. It was 
thus necessary to use these modules in the half bridge 
rectifier. The internal structure of the modules made it 
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possible to use only one diode per pack, or 6 modules in 
total. 
All six phases on the secondary are connected in a star 
configuration. When the voltage on a phase rises above 
the DC bus voltage, it conducts current to the DC bus. 
Tht current returns through the load to the star point. 
Each diode conducts once per 20ms (50Hz cycle). 
5.3 THE FULL BRIDGE RECTIFIER 
The full bridge, unlike the half bridge rectifier, 
generates 250V at 100 Amps with 12 pulses per 20us. A 12 
pulse, 6 phase rectifier has an RMS ripple of 3.4% and an 
input power factor of 0.99 [10]. Both of these perameters 
are an improvement on the 6 pulse rectifier. 
The rectifier uses 12 diodes, 6 connected between a phase 
and the positive of the DC bus, and 6 connected between 
the negative of the DC bus and a phase. A circuit diagram 
of the rectifier is shown in figure 5.5. 
- J 
l 
Phase 2 
= 
) 
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-
Figure 5.5 The 250V Rectifier 
The same diode modules were used in the full bridge as in 
the half bridge inverter. As the modules were constructed 
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for use in a full bridge inverter, all twelve diodes could 
be used and it was not necessary to purchase more. 
The three centre taps of the transformer secondary were 
connected together. This is not critical, but it assists 
in balancing the current through each transformer winding 
and diode. If the transform~ .• .- and phase voltages are 
correctly balanced no current will flow between centre tap 
connections. 
When the voltage on a phase rises above the DC bus 
voltage, a diode conducts current to the DC bus. The 
current returns through the load, to the negative bus. 
Current then flows back through the diode connected to the 
winding that has the lowest voltage. Current therefore 
always passes through two diodes. The current through the 
diodes is half that of the half bridge rectifier. The 
losses in the diodes thus remain approximately the same. 
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CHAPTER 6 
THE BASE DRIVE 
The base drive is the interface between the computer and 
the power transistor. It not only amplifies the signal, 
but also includes power transistor protection features. 
The base drives are isolated from each other as well as 
from the computer. This chapter discusses the final base 
drive design that was used in the full bridge inverter. 
6.1 OBJECTIVES OF THE BASE DRIVE DESIGN 
The base drive has to perform two important tasks, they 
are: a) to switch the transistor in the most efficient 
manner, and b) to protect the transistor in the case of a 
fault. It was decided that the base drives for all four 
transistors should be the same, to keep the amount of 
spare parts for the converter to a minimum. The base 
drives were to be isolated from each other and have 
separate power supplies. A block diagram of the 
functional components of the base drive is shown in 
figure 6.1. 
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Figure 6.1 Block Diagram of the Base Drive 
6.1.1 Base Drive Features 
The isolation stage has to transfer a signal from the 
computer at a voltage near to earth potential, to the base 
drive, at a voltage between earth potential and 600V above 
earth potential. While the transistor is switching, the 
rate of voltage change relative to the input signal is 
very high and can lead to common mode problems. The 
isolator must be able to operate under this condition. 
The isolation can be implemented by means of a pulse 
transformer or an optical isolator. 
The flip-flop is a latch for the pulse width modulation. 
The latch is triggered on and off by the rising and 
falling edges of a pulse width modulated signal. For 
circuit details see sections 6.2.1 and 6.2.2. The signal 
is buffered to give a fast switching output to the output 
drive stage. 
A desaturation protection network is closely linked to the 
flip-flop. The collector-emitter voltage of the power 
transistor is monitored. If this voltage rises above a 
set level, the flip-flop is unlatched and the power 
transistor is switched off. The flip-flop is thus 
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necessary to store the fault state. If a fault condition 
has occurred, the transistor must be switched on again 
only at the next PWM rising edge. The desaturation 
protection network also serves as a current limit for the 
power transistor. If the current through the collector-
emitter junction rises, the associated collector-emitter 
voltage will rise. This will cause the desaturat...:.on to 
unlatch the flip-flop. 
The function of the power output driver is to keep the 
switching and conduction losses of the power transistor to 
a minimum. The power transistor is switched on and off 
rapidly by means of a push-pull transistor pair driving 
into its base. It is also held in quasi-saturation by 
means of a Baker clamp. See section 6.2.3.5 for details. 
6.1.2 Possible Additional Features of the Base Drive 
Base drive circuits can vary in complexity and operating 
features. The drive can have many protection functions, 
but at the expense of more complex circuitry. The base 
drive that was designed for use in the converter has only 
one protection 
(current limit). 
feature, the desaturation protection 
Other features that could be added into 
the circuit are [12, 13]: 
- power supply monitoring 
- overvoltage monitoring 
- power transistor thermal overload 
- permanent latch for a fault condition 
The power supply could be over designed so that a power 
supply failure is unlikely, if not, the base drive should 
be able to protect the power transistor in the case of a 
power supply failure. The transistor should not latch on 
in the event of a low positive supply voltage. If the 
negative supply voltage drops, the transistor should be 
switched off and should not be allowed to come on again 
until the negative supply recovers. This is discussed 
further in chapter 9. 
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An overvoltage on the power transistor can occur because 
of a snubber failure, a component failure in the inverter 
bridge circuit, or from interference in the mains supply. 
Under normal operation, the highest overshoot occurs when 
the transistor is switched off. If an overshoot occurs, 
th~ transistor should not be allowed to uwitch on again, 
until the fault has been rectified. 
Power transistors have a maximum allowable junction 
temperature rating. Each base drive could include a 
sensor that senses if the maximum temperature has been 
exceeded. If the maximum temperature has been exceeded, 
the transistor should be switched off, until the 
temperature falls below a specified level again. The 
temperature monitoring could also be performed by the 
computer controller, using one sensor for all the 
transistors. 
For a fault condition it may be necessary to determine the 
extent of the fault and if necessary, to permanently 
disable the inverter. This will force service persor;.,el 
to determine the source of the fault and to restart the 
converter by means of a reset button, or by switching the 
converter off and on again. 
6.2 OPERATION OF THE BASE DRIVE 
To understand how the base drive operates it is necessary 
to give a description of the function of every component 
in the circuit. This section gives the reasons for 
choosing the components, how the component parameters were 
specified and then describes the function of the 
components. 
The base drive was developed from a circuit that was 
proposed in a paper written by Rischmueller [ 14]. The 
isolation method was substituted for a circuit suggested 
by other authors such as Entl, Keuter, Lovatt [ 12, 15, 
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16] . A number of other articles and books were used to 
assist in the modifications to the original circuit 
proposal. These papers are referenced throughout this 
section. A full circuit diagram of the base drive and how 
it connects to the transistors in the bridge is shown in 
figure 6.2. A larger copy of this diagram is in 
Appendix c. 
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Figure 6.2 A complete Base Drive Circuit Diagram. 
6.2.1 Isolation of the Base drive 
The most common methods of achieving isolation is by means 
of either an optocoupler, or a pulse transformer. A pulse 
transformer is only able to transfer short pulses across 
the isolation11 , whereas an optocoupler is able to 
transfer a pulse of any width [ 15] . Three isolation 
circuits were considered during the design process. The 
circuit diagrams of these methods are shown in figure 6.3. 
11 - Longer pulses can be transferred across a large pulse 
transformer, but this results in practical difficulties. 
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Figure 6.3 Three isolation methods 
6.2.1.1 Method 1 and 2 
The first and second methods both use pulse transformers 
to isolate the base drive. A positive pulse is 
transferred across the isolation to latch the flip-flop 
and a negative pulse to unlatch the flip-flop. Problems 
were encountered using pulse transformers, as they caused 
oscillations in the latching circuit. If a stray pulse 
was picked up by the leads leading to the pulse 
transformer, the flip-flop could be latched on falsely, 
with disastrous results. This problem is discussed 
further in section 8.3. 
6.2.1.2 Method 3 
The third method used an optocoupler to isolate the base 
drive. A discussion on the dv/dt rating of the 
optocoupler can be found in Appendix H. The entire PWM 
signal is transferred across the isolation, and the pulses 
for the flip-flop are generated at the output of the 
optocoupler. The optocoupler LED is driven directly from 
a buffer I.e. via a resistor. The optocoupler has an open 
collector, Schmitt-trigger output. The open collector is 
pulled up by a resistor, connected to the 6.5V rail. The 
high impedance pull up is buffered by a push-pull 
transistor pair to give a low impedance source. This low 
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impedance output is fed through a capacitor to generate 
positive pulses off the rising edge and negative pulses 
off a falling edge, thus latching and unlatching the flip-
flop. 
The third isolation method was used in the final base 
drive des:gn. The problems that were experienceu with the 
first two designs are discussed further in section 8.3.1. 
6.2.2 The Latching Flip-flop 
The flip-flop regenerates the PWM, using the positive and 
negative pulses from the isolation section to latch it in 
the high or low state. This PWM is then boosted by the 
power output driver ( section 6. 2 . 3) to drive the power 
transistor. The flip-flop also forms part of the 
protection, as it is forced to unlatch if the base drive 
senses the power transistor desaturating. A circuit 
diagram of the flip-flop and associated components is 
shown in figure 6.4. 
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Figure 6.4 Circuit diagram of the flip-flop 
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6.2.2.1 The circuit operation 
The circuit has two inputs and one output, as well as a 
+6.5V power supply. Input 1 is in the form of decoupled 
positive and negative pulses, that are formed by the 
isolation circuit. Input 2 is used by the 
collector-emitter desaturation protection circuit, to 
unlatch the flip-flop when desaturation occurs. The 
output of the flip-flop drives the gate of a MOSFET, that 
buffers the output to give a rectangular pulse to the 
power stage. 
The two transistors that form the latch are Ql and Q2. To 
latch the flip-flop in a high state, a positive pulse is 
applied to the base of Q2 from input 1. The positive 
pulse switches Q2 on, which supplies the current to the 
base of Ql, thus switching Ql on. Ql in turn supplies the 
base current to Q2 to hold it on, thus latching the flip-
flop. 
The output of the flip-flop will not change to a high 
state until both Q2 and Q3 have switched on. R2 and C2 is 
a speed-up circuit, to provide a low impedance path from 
the input of the flip-flop to the output of the flip-flop. 
C2 and R2 were chosen to have the lowest impedance that 
does not distort the input waveform. 
D3 and RJ is a pulse limiting circuit, that limits the 
voltage of the negative pulses to the base of Q2. They 
also assist in the discharge of capacitor Cl. Dl and D2 
form a Baker clamp on Ql, to limit the state of saturation 
of Ql and consequently to enable Ql to switch off rapidly. 
The output of the flip-flop is taken from the collector of 
Ql. This voltage is switched from around 1 V in the low 
state, to around 5. 5V in the high state. This signal 
drives the gate of the MOSFET (QJ), that has a threshold 
voltage of 4V. The output of Q3 is thus inverted and 
switches from OV to 6.5V 
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6.2.2.2 Unlatching the flip-flop 
R4 and RS form a potential divider that sets the voltage 
that input 2 must rise above, in order to unlatch the 
flip-flop. If the latch is in the high state, the emitter 
voltage of Q2 will be 0.65V (a diode drop) below the 
voltage set by potential divider R4 and RS. If input 2 is 
pulled high, i.e. above the ~~itter voltage of Q2, then Q2 
will switch off and the flip-flop will unlatch. Thus, in 
a fault condition, if the input 2 is pulled high, the 
flip-flop will unlatch and cause the transistor to be 
switched off. 
6.2.3 The Power Output Driver 
This circuit amplifies and shapes the signal generated by 
the flip-flop to enable the power transistor to operate 
efficiently. The circuit employs a Baker clamp (Q5 and 
D6), to keep the power transistor in quasi saturation, so 
that it is able to be turned off rapidly. The Baker clamp 
decreases the switch off losses at the expense of an 
increase in conduction losses. The conduction losses can 
be minimized though, by ensuring a correct level of 
saturation in the power transistor. The driver also 
limits the maximum current that is delivered to the base 
of the power transistor. 
The circuit has two inputs and one output, as well as a 
+6. 5, O, -4V supply. Input 1 is the PWM signal from the 
flip-flop and input 2 is connected to the collector of the 
power transistor. The output is the PWM current to drive 
the base of the power transistor. A circuit diagram of 
the driver is shown in figure 6.5. 
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Figure 6.5 Circuit diagram of the Power Output driver 
6.2.3.1 The Pre-Driver 
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When Q3 is on, RlO and Rll form a potential divider that 
provides enough current to the base of Q4 to bias it on. 
Q4 is biased in its linear mode, so that it is able to 
provide the peak current demanded by Q5 when the power 
transistor is conducting. Q4 re-inverts the signal from 
Q3 and gives an output of up to 6V in the high state. Rl4 
pulls the base of both Q5 and Q6 to -4V, when Q4 is off. 
6.2.3.2 Power Transistor turn-on Pulse Generator 
If a high current pulse is applied to the base of a power 
transistor to turn it on, the transistor will switch 
rapidly and low switch-on losses will result [17]. 
C4 is a speed-up capacitor and a pulse generator. It has 
little effect on the turn-off of the power transistor, but 
it provides 
switch the 
condition C4 
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a means of generating a current pulse to 
power transistor on. In a steady state 
is not charged. When Q3 is switched on, C4 
charges up by drawing current through RlO, or through R15 
and the base-emitter junction of Q4. As RlO is 100 Ohms 
and R15 is O. 4 7 ohms, most of the current flows through 
R15 and ~4. This drives Q4 into saturation fo~ the time 
it takes C4 to charge up and thus provides a high current 
pulse to the base of Q5 and the power transistor. This is 
illustrated in a Pspice model of the base drive in figure 
6. 6. The upper trace is the voltage of the junction 
between C4 and RlO and the lower trace is the voltage on 
the output of the base drive. 
details on the Pspice model. 
See section 6. 4 for more 
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Figure 6.6 Model of the Base Drive Output. 
The short pulse on the rising edge of the PWM can be seen 
in figure 6. 6. The high current pulse into the base of 
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the power transistor is necessary to switch the transistor 
on rapidly. 
6.2.3.3 Maximum base current Limit 
The most destructive parameter of a power transistor is 
the maximum base current [18]. It is therefore important 
to limit the output current of the bastl drive. 
R17, D5 and R15 form a current limit circuit, that limits 
the maximum current the power transistor can draw. If the 
current through Rl 7 reaches 8 amps, D5 will conduct and 
draw the current from Q4 that supplies the base of Q5. Q5 
will thus limit the current into the base of the power 
transistor, which will cause it to desaturate. If a fault 
caused this high current and the fault persists, the 
desaturation will cause the collector-emitter voltage to 
rise. The desaturation protection circuit will then 
switch the power transistor off. 
6.2.3.4 Base Drive Output switch-off circuit 
To switch the power transistor off rapidly it is necessary 
to apply a negative voltage to its base [ 19] . A negative 
voltage on the transistor base also allows a higher 
collector-emitter voltage, by raising the VcE rating of 
the Darlington from VcEO to VcEX [19, 20, 21] . For the 
AEG 300 R 600K VcEO is 550V and VcEX is 600V. 
When Q3 switches off, R12 pulls the base of the Q6 
negative, which switches it on. This switches the power 
transistor off. Q6 pulls the base of the power transistor 
negative through Ll and R16. Ll is used to minimise the 
switch off losses, by momentarily decreasing the reverse 
base current drawn from the power transistor. This 
decreases the switch off losses [14]. 
6.2.3.5 Antisaturation Network12 
D6 in conjunction with Q4 form a Baker clamp, that keeps 
the power transistor in quasi-saturation, which can reduce 
12 - The term "antisaturation network" is synonymous with the term 
"Baker clamp". 
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the transistor storage time to negligible values (22]. 
When Q4 is on, it conducts a constant current from its 
collector to its emitter. The Baker clamp works by 
limiting the current into the base of Q5, by diverting 
excess current away from Q5 via D6. Limiting the current 
into the base of Q5 also limits the current into the base 
of the power 
saturation of 
transistor. 
the power 
This limits 
transistor. R13 
the 
was 
depth 
added 
of 
to 
remove oscillations that occurred in the Baker clamp. 
More is said about this in section 8.3.2. 
6.2.4 The Desaturation Protection Network 
The desaturation protection network should not be confused 
with the antisaturation network, that holds the transistor 
in quasi saturation. The desaturation protection network 
monitors the collector-emitter voltage drop (state of 
saturation), and unlatches the flip-flop in the case of a 
high collector-emitter voltage drop. The network is shown 
in figure 6.7. 
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Figure 6.7 The Desaturation protection network 
6.2.4.1 Protection Network 02eration 
A potential divider is formed by R7 and R8. 
potential divider provides a voltage high enough 
unlatch the flip-flop if input 1 is high. When 
This 
to 
the 
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transistor conducts, D7 holds the divider voltage low, 
which enables the flip-flop to remain latched. If the 
collector-emitter voltage rises, diode D7 will no longer 
hold the potential divider voltage low, so the flip-flop 
will unlatch. C3 and R7 provide a low pass filter to 
filter the signal from the collector of the transistor. 
This has the di~advantage of slowing the protection 
response time down. 
saturation voltage 
flowing from the 
transistor. 
In the case of the collector-emitter, 
being low, D4 prevents current from 
flip-flop through D7 and the power 
6.2.4.2 Protection disable 
The protection network is disabled whilst the power 
transistor switches on, because the optocoupler provides a 
high positive pulse to the flip-flop, that has a higher 
voltage than that set by potential divider R7 and RB. 
This is necessary, as when the power transistor is 
switched on VcE takes a few microseconds to fall below the 
potential divider voltage set by R7 and RB. These few 
microseconds must elapse before the desaturation 
protection network should be allowed to operate. 
6.2.5 The Base Drive Power Supplies 
Each base drive operates from a separate +6.5, o, -4V 
power supply. The base drive will operate with a positive 
supply voltage ranging from around 5V to around BV, and a 
negative supply voltage ranging from -3V down to -6V. The 
power supplies had to deliver a peak average current of 2 
Amps on the positive rail and an average of O. 5 Amps on 
the negative rail. The calculations for these currents 
can be found in Appendix B 
In a full bridge there are four base drives, two of which 
have a busbar linking their OV rails together. The busbar 
must be expected to take up to 300A peaks. With these 
high current pulses, a small parasitic inductance in the 
busbar generates potential differences across it. This 
means that even though the ov rails are connected, they 
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are not always at the same voltage. The power supplies 
for these two base drives must therefore be isolated. A 
diagram of a full bridge inverter and its wiring 
configuration is shown in figure 6.8. 
+6,SV 
OV 
-4V 
+6,SV 
OV 
-4V 
Base 
Drive 
Base 
Drive 
Busbar 
INDUCTOR 
Busbar 
+6,SV 
OV 
-4V 
+6,SV 
ov 
-4V 
Base 
Drive 
Base 
Drive 
Figure 6.8 Full Bridge Wiring Configuration 
+2SOV 
For this project, overall efficiency was of no concern, 
but reliability and simplicity were regarded as high 
priorities. A linear power supply was thus chosen, as it 
is the most reliable and simple form of power supply. 
The circuit used the common LM350 and the LM337 adjustable 
voltage regulating integrated circuits. The power was 
derived from a 50Hz transformer, with four centre-tapped, 
isolated and screened output windings The outputs were 
full wave rectified, filtered and passed through the 
regulators to give a stable supply. A circuit diagram of 
the power supply is shown in figure 6.9. 
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Figure 6.9 The linear power supply 
6.3 BASE DRIVE OSCILLOGRAPHS 
This section contains graphs that were taken from the 
lOKVA UPS using the Iwatsu oscilloscope, as described in 
section 4. 5 .1. All the traces were taken with the base 
drive connected to a power transistor, but with no 
collector current flowing. 
6.3.1 Optocoupler output 
Figure 6 .10 shows the output of the optocoupler (upper 
trace) and the output of the series capacitor linking the 
optocoupler and the flip-flop. The positive and negative 
latching pulses that latch the flip-flop on and off can be 
seen. 
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Figure 6.10 Flip-flop latching pulses 
6.3.2 Optocoupler to flip-flop output delay 
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In figure 6.11 a graph of optocoupler output (upper trace) 
and the gate source voltage of the Mosfet ( lower trace) 
can be seen. The optocoupler output rises sharply, but 
the output of the flip-flop at the gate of the Mosf et 
rises slowly, giving a Jus delay. 
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Figure 6.11 Optocoupler and flip flop outputs 
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From the output of the optocoupler to the output of the 
base drive, the signal is delayed 4us (shown in the 
following section) . A 3us delay is thus the largest 
portion of the total delay. The slow rise of the gate 
voltage is due to the high input capacitance of the 
Mosfet. Methods for decreasing this delay time are 
suggested in section 9.4. 
6.3.3 Optocoupler to Base drive output delay 
A short "on" pulse of 7us long was injected into the 
optocoupler of the base drive to observe the differences 
in the input and output waveforms of the base drive. 
Figure 6 .12 shows the output of the optocoupler (upper 
trace) and the output of the base drive (lower trace). 
The optocoupler output swings from OV to 6.5V and the base 
drive output from -4V to 2.5V (peak). 
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Figure 6.12 Optocoupler and base drive outputs 
When the base drive is switched on, a delay of 4us passes 
before the output responds to the input pulse. The output 
pulse width is 6us long, but takes 4us to switch off, once 
the base voltage has started falling, due to the storage 
time of the power transistor. This results in an output 
pulse 3us longer than that of the input pulse. A short 
peak can be seen at the beginning of the output pulse. 
This is caused by the base drive, that generates a high 
current pulse to switch the power transistor on. 
6.3.4 Base drive unlatching 
The base drive circuit was modified to show it switching 
on with the desaturation protection network enabled. This 
shows the longest time the desaturation network can take 
to switch the power transistor off. The desaturation 
protection network is disabled as the transistor switches 
on for the reasons described in section 6.2.4. 
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The desaturation and Baker clamp diodes, (diodes D7 and D6 
on page C4 of Appendix C) were removed from the base 
drive, so that the desaturation protection network sensed 
a permanently high VcE and the Baker clamp drives the 
power transistor into saturation. The 
remained in the bridge, to show the 
fall1..1g when the transistor switches 
power transistor 
collector voltage 
on. Figure 6.13 
shows VcE (upper trace) and VB of the power transistor 
(lower trace). 
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Figure 6.13 Base Drive Unlatching 
The pulse width that results from this set up is 9us long, 
with a 4us storage time, totalling 13us. The longest time 
that the base drive will take to switch the transistor off 
under a fault condition is thus 13us. 
The collector voltage falls when the transistor switches 
on and rises only when the other transistor in the same 
leg of the bridge switches on again. In between the two 
transistors being on, the collector voltage floats between 
OV and rail voltage. 
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6.4 PSPICE SIMULATION OF THE BASE DRIVE 
A Pspice program was written so that the operation of the 
base drive could be simulated by a computer. This allows 
the voltages and currents in the circuit to be determined 
by the computer simulation. The advantages of using a 
computer to simulate the base drive operation are: 
- do not need the hardware, e.g. power supplies, 
PWM generator, etc. 
- Can obtain current and voltages at all points 
without interrupting the current paths 
- Can modify the circuit easily and obtain new 
results ( especially good for designing new 
features into the base drive) 
- Can simulate fault conditions easily. 
This section discusses how the program was designed, how 
good the simulation is and gives an application of the use 
of the program. 
6.4.1 The program design 
Two versions of Pspice are currently available, the full 
production version and the evaluation version. Pspice 
consists of a number of programs; 
simulation, 
library of 
a graphics post processor, 
standard components. The 
Pspice circuit 
a shell and a 
full production 
version was not available, so the evaluation version was 
used. This version contains the same programs as the full 
production version, except the library consists of only a 
few basic components and the circuit size is limited. 
These limitations led to a few approximations in the 
circuit design. 
6.4.1.1 Limitations of the Pspice Demonstration Version. 
The Pspice demonstration version is public domain 
software. It is used to show a prospective Pspice 
purchaser the features of the program. It is therefore 
intended to be used only for small circuits. There is a 
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total of only 23 components in its library. The 
components that could be relevant to the base drive are: 
eight transistors, two diodes and one optocoupler. The 
library also includes pot cores, operational amplifiers 
and logic gates. A list of the relevant components [23] 
appear in table 6.14 
COMPONENT USE 
2N2222A NPN BJT Amplifier 
2N2907A PNP BJT Amplifier 
2N3904 NPN BJT switch 
2N3906 PNP BJT switch 
2N3819 N-Channel JFET 
2N4393 P-Channel JFET 
IRF150 N-Channel MOSFET 
IRF9140 P-Channel MOSFET 
1N4148 Switching Diode 
BDlOl Switching Diode 
4N25 Optocoupler 
Table 6.14 Pspice component list 
This version is not only limited in library size, but is 
also limited to the amount of components and nodes 
(component connections) that may be used per circuit. A 
total of only 25 nodes and a maximum of only 10 
transistors may be used. 
6.4.1.2 Component Substitution. 
There are only two NPN, two PNP and one N-channel MOSFET 
in the library, which limits the choice of transistors 
that can be used in the base drive. The 2N3904 and the 
2N3906 are both switching transistors that are similar to 
the transistors used in the low power circuits of the base 
drive. The power transistors on the output driver and the 
power Darlington have to be simulated by using these 
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transistors also. The output current must therefore be 
limited, otherwise these transistors will perform 
incorrectly. The N-channel MOSFET that is in the Pspice 
library, is the IRF150. This is a high current MOSFET 
with a high gate capacitance. This capacitance along with 
other values were altered in an attempt to create a model 
of the IRF520. 
6.4.1.3 Circuit Limitations 
The base drive requires eleven transistors, which is more 
than the evaluation version of Pspice allows. The input 
optocoupler and the push-pull pair on its output were 
omitted. This reduced the number of transistors in the 
circuit to eight. A voltage source was inserted in place 
of these components. This is discussed further in the 
following section. 
The power Darlington 
2N3904 transistors in 
was simulated by connecting 
a Darlington configuration. 
two 
The 
current at which the Darlington will saturate at, is 
around 2 o OmA. The desaturation protection was connected 
to a voltage source, to simulate a variety of power 
transistor saturation situations. 
6.4.1.4 Input Signal 
The input signal was created by using a pulsed voltage 
source. This creates a pulse of any specified width or 
period. The rise and fall times of the switch can also be 
specified. The signal was used to substitute for the 
isolated PWM input. A pulse of arbitrary length was 
chosen to simulate one PWM pulse only. This rectangular 
wave can be treated as a pure voltage source, with no 
series resistance. A series resistance of 50 ohms was 
thus connected in series with the voltage source and the 
capacitor that produces the on and off pulses on the input 
of the flip-flop. 
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6.4.2 How close the Pspice model represents the 
Base Drive 
Before using the model it is necessary to determine how 
accurately the results can be expected to represent the 
base drive. Plots were taken from both the computer model 
and the base drive to enable them to be compared. A 
circuit diagram of the Pspice model appears in Appendix C 
and a program listing appears in Appendix D. All 
components are numbered on the diagram. A plot of the 
input signal produced by V3 and the corresponding output 
signal (base of the power transistor) , of the model is 
shown in figure 6.15. 
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Figure 6.15 Pspice model of base drive input/output 
A pulse was injected into the base drive model. The 
equivalent input/output signal of the actual base drive in 
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operation can be seen in figure 6 .12. The input sign?. ls 
to both the base drive and the model are 7us long. 
The output of the model is delayed for 4us, which is 
correct. A high voltage pulse then appears on the output 
due to the turn-on pulse generator (section 6.2.3.2). The 
"power Darlington" is two 2N3904 's. These transistors do 
not have the same properties as a 150 Amp transistor. On 
switch-on, 8 Amps are injected into the base of the 150 
Amp transistor. The base-emitter junction of the 2N3904's 
can obviously not conduct such a high current, which is 
the reason for the increase in the base-emitter junction 
voltage. 
The model's output switch-off is delayed by 3.5us. In the 
base drive the delay is 3us, before a further 4us storage 
time delay. The 2N3904 does obviously not store the same 
charge and therefore has a reduced storage time. 
From this example, the only differ enc es to be observed 
between the simulation and the actual base drive are 
caused by the low current capability of the Darlington. 
The general operation of the base drive circuitry appears 
to be correct. 
6.4.3 The Desaturation Protection Model 
The Pspice model of the base drive has various uses. 
of these uses are listed below. 
Some 
- It can anticipate results for a change in a design. 
Examples of this can be seen in section 9.4. 
- It can model fault conditions such as desaturation 
of the power transistor, without having to cause 
a transistor to desaturate (at 400A). 
It can model the response of the base drive 
component tolerances, such as power 
fluctuation, resistance inaccuracies etc. 
supply 
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It can acquire current and voltage measurements 
that could otherwise be difficult to obtain. 
It can model the stresses on components for 
transient waveforms e.g. current pulses in a 
transistor. 
In this thesis the model is us~J to simulate a number of 
different situations. These simulations are: the 
desaturation of the power transistor, a 
supply and a change in base drive design. 
loss in power 
This section 
shows the result when the power transistor desaturates. 
The other simulations are presented in section 9.4. 
6.4.3.1 The Model 
This model possesses the same limitations that are 
discussed in section 6. 4. 1. 1. A listing of the Pspice 
program and its associated circuit diagram is shown in 
Appendix D. Desaturation is simulated by disconnecting 
the desaturation protection network and connecting it to a 
voltage source (V4 at node 23). The operation of the 
desaturation protection network is discussed in section 
6.2.4. The collector voltage at which the antisaturation 
protection network will switch the transistor off, is 
approximately 2.3V. How this voltage was derived will be 
discussed in the next section. The voltage source should 
thus switch from below 2. 3V to above 2. 3V at a time when 
the flop-flop is latched. This will cause the transistor 
to unlatch. Two cased have been simulated and appear in 
the following two sections. 
6.4.3.2 Output waveforms: Case 1 
The first simulation shows a transistor that saturates 
marginally above the 2. 3V level. The rest of the base 
drive circuit voltages and currents are in a steady state 
condition. The graph in figure 6.16 show the waveforms on 
the output, in the flop-flop, and the simulated voltage on 
the collector of the power transistor. 
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Figure 6.16 Simulated saturation after conducting for 
sous 
Node 11) Flip-flop status 
Node 23) Simulated collector voltage. 
From the transistor datasheets it can be seen that the 
saturation voltage may vary from a typical of 1.7V up to a 
maximum of 2.8V, at the maximum junction temperature. To 
enable the base drive to function correctly and to give 
adequate protection, it was decided that the desaturation 
protection cut-off voltage should be set at 2.3V. 
This case simulates a transistor that reaches saturation, 
which could occur, for example, when the output of the 
inverter is slightly overloaded. The result is that the 
base drive unlatches when the voltage rises above 2.3V. 
82 
6.4.3.3 Output waveforms: Case 2 
The collector voltage at which the base drive unlatches is 
not always constant at 2.3V. When the power transistor is 
switched on it takes a few microseconds for the collector 
voltage to fall. During this time, the desaturation 
protection must be disabled. The capacitor that conducts 
the pulse from the optocoupler to the flip-flop (Cl) 
performs this function. 
the flip-flop on, the 
When Cl conducts a pulse to latch 
2. 3V cut off voltage set by the 
potential divider (R4 R5), is momentarily increased to 
approximately 6V. At this voltage the flip-flop cannot be 
unlatched by the desaturation protection network. The 
voltage on the potential divider then decreases as the 
capacitor is discharged. There is a time when the flip-
flop can be unlatched, but a higher saturation voltage 
than 2.3V. This voltage decay is set by the time constant 
created mainly by Cl, and R5. 
This example considers the case when the power transistor 
collector voltage never falls. This could occur, if for 
example, a short circuit has occurred within the bridge 
and the DC bus is short circuited through a transistor. 
The simulated collector voltage is held constantly at 6V 
even after the transistor has switched on. Figure 6 .17 
shows the graph of the flip-flop voltage, the power 
transistor collector voltage and the base drive output 
voltage. 
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Figure 6.17 Simulated saturation when the transistor 
switches on 
Node 11) Flip-flop status 
Node 23) Simulated collector voltage 
Node 21) Base drive output 
Node 5) Rising PWM edge 
From the graph it can be seen that the output of the base 
drive is high for around lus. The flip-flop then 
unlatches and switches the output off. 
This simulation means that when a short circuit occurs in 
the bridge, the transistor will turn on for lus per rising 
edge of the PWM pulse. From the data sheets it can be 
seen that the transistor is capable of withstanding 600 
Amps for 50us at a voltage of 250V. 
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From the transistor datasheets, the time the transistor 
can withstand 3.5 times rated current is 50us [24]. The 
lus pulse is therefore well within the specifications. 
The amount of times that this can be repeated is obviously 
dependant on the severity of the fault. 
At maximum junctior, temperature13 , the 
4us to reach 300A when switched on. 
transistor is therefore not conducting 
This reduces the storage and fall times. 
transistor takes 
After lus 
the full 
the 
300A. 
6.5 MECHANICAL MOUNTING AND STRUCTURE OF THE BASE DRIVE 
The physical structure and the mounting of the Base drive 
are both very important to the operation of the base 
drive. Problems were encountered with the base drive in 
the push-pull inverter, that would not have occurred, had 
a few basic construction principles been adhered to. 
The original base drive was mounted in a cabinet, separate 
from the power transistor to screen the electronics from 
electromagnetic interference. The cables linking the two 
components were almost one metre long. These cables 
conduct high current pulses to switch the power transistor 
on and off. Potential difference along the length of the 
cable, lead to the incorrect operation of both the Baker 
clamp and the desaturation protection network. 
The base drive for the full bridge inverter was 
constructed so that the circuit board could be mounted 
directly onto the power transistor by means of screws. 
This eliminated the cables linking the two components 
along with the problems associated with it. A photograph 
and an explanatory diagram of the base drives mounted on 
the transistors, in the converter, can be seen in 
figure 3.4. 
13 - Exceeding the transistor junction temperature will cause the 
destruction of the transistor under these conditions. 
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With careful wiring and component layout electromagnetic 
interference can be minimised so that it has no 
significant effect on 
Electromagnetic interference 
the 
can 
circuit 
also be 
operation. 
reduced by 
careful positioning of the components on the circuit board 
[1]. Tracks connecting components should be short, direct 
and their return pa :.:1:1s should encircle as little area as 
possible. This will reduce the flux area. If the circuit 
is designed to take a high current, e.g. in potential 
dividers, the circuit will be less susceptible to 
interference. Any currents induced by interference will 
be small relative to the existing current and will thus 
cause only insignificant voltage changes. 
The isolation should be separated from the driver, to 
reduce input to output capacitive coupling. A capacitor 
represents a low impedance path to high frequencies. A 
low capacitance coupling is thus necessary to maintain the 
high impedance from output to input that the optocoupler 
provides. Physical separation between input and output is 
also necessary, to maintain the high voltage isolation 
that the optocoupler provides. The 600V DC isolation 
must be maintained even when dust and moisture settles on 
the circuit board. A photograph of the base drive mounted 
on a transistor can be seen in figure 6.18. 
Figure 6.18 The Base Drive 
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The component positioning and the circuit layout was done 
on Smartwork, a computer program. A diagram of the 
components and the Smart work layout is shown in 
Appendix C. 
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CHAPTER 7 
THE COMPUTER HARDWARE AND SOFTWARE 
The inverter is controlled by a computer. This computer 
interprets signals from the Soudronic and from the dials 
on converter, to generate an appropriate sine weighted 
pulse width modulated (PWM) signal. The PWM signals are 
used to control the transistors in the inverter. The 
inverter generates a sine wave from the PWM, at a 
specified frequency and voltage. 
7.1 THE COMPUTER HARDWARE 
The computer is based on the Motorola 6809 microprocessor. 
This section discusses the microprocessor and its support 
components. 
7.1.1 The Microprocessor and its Circuit Board 
The 6809 IC is an eight bit microprocessor. The version 
of 6809 that was used is driven by an 8 MHZ clock. A 6809 
prototyping circuit board was used. This board was 
developed by the department of chemical engineering of the 
University of Cape Town. The board consists of blank 
spaces where a wide range of microprocessor support 
components can be inserted. It is not necessary to insert 
all the components in the board, but only the specific 
components that are required for each particular use. A 
diagram of the circuit board layout is shown in 
Appendix C. 
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7.1.2 The Programmable Interrupt Timers 
The PWM is generated in real time. It is therefore 
necessary to maintain a real time reference when the 
computer is operational. This reference is produced by 
two Programmable interrupt timers. The timers are given a 
number, which represents a le1.gth of time. The timer uses 
the 8 MHz crystal as a reference and counts for the 
specified time. Once the timer has completed counting the 
time, it interrupts the microprocessor. 
Two timers are used to generate the pulse widths and the 
time intervals between consecutive PWM pulses. There are 
two PWM signals. Each timer controls the pulse width of 
one of the two PWM signals. Whilst one timer is 
generating the pulse for one PWM signal, it is also 
generating the time between two pulses for the opposing 
PWM signal. 
7.1.3 Parallel and Serial ports 
The communication between the microprocessor and the 
external circuitry is controlled by two 16 bit parallel 
input/output (PIO) ports, and one serial (RS232) port. 
The serial port was intended to be used to communicate 
with an external computer. This was later deemed 
unnecessary and the serial port became redundant. The 
parallel ports can be configured as either inputs or as 
outputs. If a bit is configured as an output, the 
microprocessor will set this bit either high or low. The 
port will hold this state until the microprocessor changes 
it. If a bit is configured as an input the microprocessor 
may access the state of this input at any time. 
The parallel ports control the inputs from the Soudronic 
and the frequency and voltage dials on the converter, as 
well as the two PWM outputs to the inverter. The two PWM 
signals from the parallel port were connected to an 
inverting buffer (7404), to provide the current drive for 
the optocouplers on the base drives. 
89 
The voltage and frequency dials have binary coded decimal 
(BCD) outputs each ranging from 0000 to 1001 (0-9), thus 
requiring 4 bits per decimal digit. The voltage dials 
ranges of 00 to 99 decimal, or 0000 0000 to 1001 1001 BCD. 
Each voltage input thus requires eight bits. The 
frequency dial has l.>nly three inputs available. These 
inputs were connected to the three least significant bits 
of the dial. The frequency thus has a range of Oto - Jr 
ooo to 111. The parallel port connection for the .10 
chips is shown in figure 7.1 
Port 1 (PIAO) Port 2 (PIAl) 
Dial 1 Dial 3 
A A 
Start-can Can-end 
0 Can Start Indicator 
Dial 2 1 Full Weld Indicator 
B 2 Can End Indicator 
Full Weld B 3 PWM Output 1 
4 } Dial 4 
5 } 
6 } Frequency 
7 PWM Output 2 
Figure 7.1 Parallel Port Connections 
7.1.4 The Memory 
The program was written in Motorola 6809 assembler, and 
programmed onto an EPROM (2764 IC). One EPROM contained 
the entire program. This IC was changed many times during 
the design and testing of the program, until the program 
was regarded as satisfactory. A RAM IC (6254) was used as 
a memory for variables and the stack during the program 
operation. 
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7.2 THE PROGRAM STRUCTURE 
This section discusses the final program design that was 
used in the full bridge inverter and does not discuss the 
design process. Section 8.4 discusses the dominant 
problems that occurred during the software design process. 
A program :isting, as well as an explanatory flc,.; chart, 
is shown in Appendix E. All discussion on areas of the 
program associated with the serial port have been omitted, 
as it was not used in the final converter. 
7.2.1 Initialising the computer 
The program begins by initialising the parallel ports and 
the timers. The program variables are loaded and are 
stored in the RAM. The parallel ports are configured so 
that 2 bits are outputs and the remaining 30 bits are 
inputs. 
7.2.2 The Main Program Loop 
The program then starts a continuous loop. For every can 
the program is executed once. At the end of every can the 
ports are read to acquire the voltage and frequency dial 
settings. If any setting has changed since they were last 
read, all the PWM tables are re-calculated. The tables 
are re-calculated by first reading the appropriate PWM 
tables from the EPROM. All the numbers on the table are 
then multiplied by the number set by the frequency dial. 
This provides for the frequency adjustments. The modified 
tables are then stored in allocated sectors in the RAM. 
An in depth description of how the PWM is generated is 
given in Appendix F. 
At this stage the converter is waits for the Soudronic to 
signal that a can is ready to be welded. So far it has 
been assumed that the weld cycle always has a can-start, a 
full weld and a can-end. This is however incorrect. When 
the Soudronic is being set up, the operators remove the 
can start and can end, to set the full weld accurately. 
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The can-start and can-end are added later. The computer 
is idle until the Soudronic signals for one of the three 
weld states. When a state is signalled, a flag is used to 
signal that a can has arrived, the interrupts are enabled 
and the timers are initialised. A pointer is then set to 
point at the table that represents the weld state (e.g. 
can start) and the PWM is generated. The ~omputer 
continues in this weld state until another legal state 
occurs. The pointer is then changed to point at the next 
table (e.g. full weld). If the next state is no-weld, the 
flag will be changed to signal that the can has passed. 
The interrupts and timers are then disabled and the PWM 
ceases. The dials on the converter are read again and the 
program continues from the start of the loop. 
7.2.3 The Interrupt Handler 
The interrupt handler (IH) is only operational when the 
converter is in one of the three welding states. There 
are two PWM outputs. The IH toggles both the outputs and 
resets the timers so that they can re-interrupt the 
program. A pointer is set by the main program to point at 
a number in the table that is currently in use. Each time 
the IH is activated, the value that the pointer is 
currently pointing to, is output to a timer. The pointer 
is then changed, to point at the following value in the 
table. If the next value in the table is a zero, i.e. the 
table has ended, the pointer is reset to point at the 
beginning of the table. 
7.3 SOUDRONIC-COMPUTER ISOLATION 
Isolation between the Soudronic and the computer is 
achieved by means of optocouplers. Three outputs from the 
Soudronic, can-start, full weld, and can-end are coupled 
optically. There are therefore three optocouplers. There 
is also one input that drives the coil of a relay, that 
disables the converter in an emergency. 
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7.3.1 Optocoupled isolation 
The Soudronic provides a lOmA current for a high state and 
no current for a low state. This lOmA is intended to 
drive the LED of an optocoupler. The cable linking the 
two machines is approximately 10 metres long. A screen 
around the three signal wirel::i protect the signals from 
interference, but this is not sufficient. so the signals 
are filtered. A diagram of the optocoupler circuit is 
shown in figure 7.2. 
~ Soudronic r 
Inpu1: f"rom 
Rl Optocoupler Rirla~ SV 
Inpu1: f"rom : W I ------- ,--------
Soudroni c --- ----C!-----..L~ L-----+------.-----
Inpu1: _____________ J..., Output 
Return 4N2S 
R2 C2 
'-------..------- OV 
Figure 7.2 Diagram of the Optocoupler circuit. 
The speed at which the optocoupler switches is not 
critical, as long as the computer interprets the switching 
correctly. The optocoupler that was used is a 4N25, with 
turn on and off times both below lOus. The delay from 
when a weld state is requested, until the weld occurs, is 
irrelevant, as long as this delay is constant. There are 
settings on the Soudronic that vary the times at which the 
different weld states occur. The circuit may therefore 
have filters that constantly delay the signals, as the 
settings on the Soudronic can be adjusted to compensate 
for it. 
The circuit diagram shows two RC filters, one on the input 
of the optocoupler and one on the output. Rl was used to 
limit the current into the LED. The outputs of the 
Soudronic are current limited, but Rl was necessary to 
limit the current in the case of interference. Rl and Cl 
provide a low pass filter for this interference. When the 
Soudronic gives a high output, the LED and the 
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opto-transistor both switch on. When the transistor is 
on, 
the 
there is a voltage of around 4.5V on the output. 
transistor switches off R2 discharges C2 and 
When 
the 
output voltage drops to OV. R2 and C2 form a low pass 
filter when the transistor is on and gives a delay when 
the transistor switches off. When the transistor switches 
on there is little delay. 
7.3.2 The Converter Emergency Disable 
Switch SWl is operated if the converter is to be disabled 
urgently. It provides the emergency disabling function 
explained in section 2.1.4. The switch is a relay that is 
operated off a 220V AC signal. The power to all the 
optocouplers is removed when the relay is activated. This 
forces all the output voltages of the optocouplers to fall 
to OV, being pulled low by the resistors (R2) . The 
computer senses this and disables the outputs. 
7.3.3 Signal overlaps 
The delays that are generated by the capacitors on the 
output of the optocoupler cause two consecutive signals 
from different optocouplers to overlap. If the outputs 
are not overlapped, there is a transition zone, when one 
output is rising and one is falling. The waveforms of two 
outputs, both with and without an overlap, are shown in 
figure 7.3. 
~/ 
\,..____ 
___,/ 
\~ 
a) Without Overlap b) With Overlap 
Figure 7.3 Waveforms of two outputs 
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If a transition occurs without an overlap, there is a time 
when the states of both signals are undefined. This could 
mean that all signals are interpreted as being low. This 
state is the same as when switch SWl is open. The 
computer will thus interpret the transition as the end of 
a can. The computer will thus cease producing the PWM. 
The parallel ports will be read and after a short time, 
when the states are again defined, the computer will start 
to produce the PWM. There is thus a period of time when 
the can is not welded. This leaves a gap in the weld. 
If a transition occurs when there is an overlap, it is not 
possible for all the outputs to be low at any time. This 
overlap produces an illegal state, when two inputs are 
high and one output is low. When the computer detects an 
illegal state it continues in the previous legal state. 
When the delay has passed and the state becomes legal 
again, the computer will change state. The overlap thus 
prevents a no-weld state occurring, but produces a delay. 
The input and output signals that result from the 
optocoupler circuit are shown in figure 7.4. 
1 
2 
3 
a) Input 
b) output 
Figure 7.4 Signals from the optocoupler circuit 
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CHAPTER 8 
DIFFICULTIES EXPERIENCED DURING THE DESIGN PROCEDURE 
Throughout the explanation of the converter, some of the 
design problems have been mentioned. This section brings 
together all the major obstacles that arose during the 
design and discusses them in detail. It is necessary to 
be aware of the faults and their solutions, to ensure that 
they do not re-occur in future converters and to complete 
the learning experience. 
8.1 OUTPUT TRANSFORMER SATURATION 
The output transformer was constructed by an outside 
contractor. As has been mentioned earlier, the 
transformer was constructed out of "C" cores. Normally 
"C" core inverter transformers are constructed with an air 
gap in the magnetic path, between the two cores. This 
airgap is necessary as it allows a DC current offset to 
decay [26]. A current offset occurs in an inverter 
because of an imbalance, for example in the PWM, or for 
the reasons discussed later in section 8. 4. 3. If the 
airgap is large, the DC offset decays rapidly, but losses 
associated with the airgap increase. 
The inverter transformer was originally constructed 
without an airgap. This resulted in a DC current build-up 
in the inverter. An oscillogram of the current in the 
primary winding of the full bridge output transformer can 
be seen in figure 8.1. The centre of the graph is the 0 
Amp level and the current scale is 100 Amps per division. 
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Figure 8.1 DC offset Current in primary winding of the 
output transformer 
The trace shows a DC offset of approximately 80 amps. 
This caused extensive overheating of the inverter 
transformer, choke, and two of the transistors. An airgap 
of approximately O. 8mm was inserted in each of the four 
legs of the core. This reduced the DC offset to below 
lOAmps, which was considered acceptable. 
8.2 EARTHING, NEUTRAL AND SIGNAL NOISE 
Earthing in power electronic equipment is of upmost 
importance. Often, not enough consideration is given to 
ensure that it is correct. This was certainly the case 
for the original push-pull co:rverter. By the time the 
full bridge converter was constructed, enough experience 
had been gained to avoid these earthing difficulties. 
8.2.1 Noise on the Inverter OV rail 
In the push-pull converter, all the electronics shared a 
common OV rail, i.e. the computer, both base drives and 
both transistor emitters were connected to the inverter 
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negative bus. The various components were not connected 
to the same junction. This created earth loops, which 
resulted in problems with the latching circuit of the base 
drive. 
The full bridge converter was constructed so that the base 
drives and the computer were isolated from each other and 
also from the DC bus. No earthing problems were detected 
on the full bridge inverter. 
8.2.2 Neutral-earth noise 
Both the earth and neutral wires 
taken from the Soudronic. 
for the 
The two 
converter were 
machines are 
approximately 5 meters apart. 
almost 10 meters linking them. 
This resulted in cables of 
The chassis of the converter was connected to earth, to 
comply with safety regulations and absorb electrical 
interference. The neutral wire (along with a phase) was 
primarily required to supply 220V AC to power to the 
control electronics transformers. For the push-pull 
inverter, it was also connected to the star point of the 
input transformer's secondary windings. The connection 
was made to prevent the inverter voltage from drifting 
from earth potential. This had the effect of connecting 
the inverter negative bus, along with the computer, 
transistor emitters and the base drives to the neutral 
wire. The factory earth and neutral were not at the same 
potential, instead, a large amount of noise existed 
between them. An oscillogram of the potential difference 
between earth and neutral can be seen in figure 8.2. 
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Figure 8.2 Potential difference between Earth and Neutral 
From the trace, it can be seen that voltage differences of 
up to 90V existed between earth and neutral. The PWM 
waveforms from the computer distorted, because of 
circuit and the chassis. capacitive coupling between the 
This caused the base drives to 
obviously undesirable results. 
inverter, the neutral connection 
latch on falsely, with 
For the full bridge 
was removed from the DC 
Bus and was replaced with an earth connection. This 
removed all capacitive coupling. 
8.2.3 Soudronic Signal Noise 
The can start, full weld and can end signals are 
transmitted from the Soudronic to the converter along a 
screened cable that is 10 metres in length. All the 
cables connecting the Soudronic and the converter are in 
the same truncking, i.e. the signal cables run parallel to 
the power cables for 10 metres. Even though the signals 
were screened, interference was still transferred to them. 
A graph of the output of two optocouplers is shown in 
figure 8.3. 14 
14 - A digital storage oscilloscope was set to max-min glitch capture 
to obtain this trace. 
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:-cl.6J48s 
CH 1 : 1. 00U : 2vll_'.ms 
CH2: 02.0U :200ms 
Figure 8.3 Noise on the Output of the Optocoupler 
The interference on these weld 
states. The illegal states had 
areas on the can where that 
signals caused illegal 
the effect of creating 
were not welded15 . A 
resistive load was connected to the signals on the input 
of the converter to increase the signal current. This has 
the effect of increasing the signal to noise ratio. A low 
pass filter was also connected to the signals on the input 
of the optocouplers. The output of two optocouplers after 
the circuit was modified, can be seen in figure 8.4. Once 
the modifications had been made, no further illegal states 
occurred. 
15 - A discussion of how illegal states can cause areas of no-weld is 
given in section 7.3.3. 
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Figure 8.4 Corrected output of the optocoupler 
8.3 BASE DRIVE PROBLEMS 
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Two major difficulties were experienced with the base 
drive, firstly with the signal input isolation and 
secondly with the Baker clamp. The input isolation used 
on the full bridge inverter base drives, was initially in 
the form of pulse transformers, but was later changed to 
optocouplers. This change took place because pulse 
transformers were found to have problems associated with 
them. The input isolation is discussed further in section 
6.2.1. The Baker clamp was found to cause oscillation in 
the level of saturation of the power transistor. 
8.3.1 Pulse transformer v/s Optocoupler 
A pulse transformer represents a low impedance path in 
both directions, input to output and output to input. 
When the flip-flop latched on, a pulse was transferred 
from output to input. This caused oscillations in the 
latching circuit. If a stray pulse was generated due to 
interference on the leads connecting the computer to the 
pulse transformer, the flip-flop could be latched on 
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falsely, with devastating results. An optocoupler does 
not have either of these problems for two reasons: 
a) it represents a low impedance from input to 
output and a high impedance from output to input 
and 
b) - it transfers the entire PWM signa116 . 
If a stray pulse appears on the input of the 
transformer, the flip-flop will latch on, whereas 
pulse appears on the input to the optocoupler, the 
flop will latch on, then off again when the 
disappears. If the pulse is short enough, the 
transistor may not even switch on. 
8.3.2 Baker Clamp Oscillations 
pulse 
if a 
flip-
pulse 
power 
The purpose of the base drive is 
transistor in a state of quasi 
to maintain the power 
saturation. The Baker 
clamp did not hold the transistor in a constant level of 
saturation, but it oscillated between being heavily 
saturated to being de-saturated. The oscillations were 
enough to cause the antisaturation network to eventually 
switch the power transistor off. An oscillogram of the 
base voltage of the power transistor can be seen in 
figure 8.5. 
16 - A pulse transformer transfers the PWM only in short pulses, 
whereas the optocoupler transfers the unmodified waveform. 
av 
Figure 8.5 
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I/ 1 
Oscillation on the base of the power 
transistor 
The oscillations were caused by a delay in the response of 
the Baker clamp which gave rise to positive feedback. 
This delay was caused by a slow Baker clamp diode (D6), a 
slow driving transistor (Q5) and O. 5m cables linking the 
transistor and driver. See section 6. 2. 3 for circuit 
details. Due to the limited availability of high powered 
switching components at that time, the diode and 
transistor could not be replaced by faster equivalents, 
The oscillations caused two undesirable effects, firstly, 
the antisaturation network switched the power transistor 
off at low collector-emitter currents and secondly, the 
power transistor RMS conduction voltage and thus total 
conduction losses were high. 
A resistor (R12) was connected in series with the Baker 
clamp diode. A resistor connected in series with the 
feedback diode is recommended by Ripple [ 2 6] , to improve 
the conduction losses. A resistor in the feedback loop 
dampened the oscillations and decreased the amplitude of 
the feedback positive feedbac~c With a resistance of 
O. 33 Ohms all oscillations were removed. An oscillogram 
of the base voltage 
0.33 Ohm resistor in 
figure 8.6. 
'-
of 
the 
the power transistor, 
Baker clamp, can be 
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with a 
seen in 
02.0U :2.5ms 
Figure 8.6 Corrected base drive output voltage 
The O. 33 Ohm resistor has little effect on the normal 
operation of the circuit. The current through the 
resistor ranges from O to approximately 100 mA. The 
highest current in the diode occurs when the least current 
flows through the collector-emitter junction. This 
current gives rise to a 33mV drop across the resistor, 
which reduces the collector-emitter voltage drop by 
approximately 33mV. 
8.4 SOFTWARE MODIFICATION 
The original version of the program was written by and 
outside contractor. Difficulties were experienced with 
the computer, as the program was not suited to a power 
electronics environment with the Soudronic. For an 
explanation of the software, see section 7.2. 
104 
8.4.1 PWM Overlap 
At first, only one PWM output was generated by the 
computer. This output was inverted externally to provide 
the two 180° out of phase PWM waveforms. One problem with 
this is that the computer can not disable both outputs, as 
one of the outputs will always be in the high state. Both 
the signals therefore, have to be buffered to create two 
low outputs when a no weld is desired. 
The next problem is that there is no dead time between one 
. 
transistor being switched off, and the other being 
switched on. A dead time of approximately 20us is 
necessary, to ensure that the conducting transistor 
switches off. 
The program was re-designed so that two bits of the 
parallel port were reconfigured to be PWM outputs, 180° 
out of phase from each other. A dead time of 2 Ous, 
between pulses was created. 
8.4.2 PWM Modification 
The PWM is generated by converting 100 different 
pre-calculated tables of 15 values into pulse high and low 
times. These tables were constructed to create a 15 pulse 
sine weighted PWM. In the case of overmodulation, 
(modulation factor> 1), the PWM should have less than 15 
pulses per cycle. An example of a PWM signal with a 
modulation factor of two is shown can be seen on page F4 
of Appendix F. 
The program had a fault that made it create a PWM which 
always had 15 pulses per cycle. Each table contains 16 
values, the 16th value being zero (to indicate the end of 
a table). As a zero signals the end of a table, it cannot 
be used in the middle of a table. When it was necessary 
to delete a pulse, the value was not set to one. This can 
be seen in the tables in Appendix E. If the PWM is 
inverted, even for a unit of one, the delay of 20us per 
switch still occurs, i. e a minimum pulse width is 40us. 
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An example of the PWM resulting from table 100 before the 
program was modified is shown in figure 8.7. 
+------------------+-----------------+----------------+----------------+ 
+ ~r -I 
I I 
I 
I 
I 
I 
I 
I I 
1 u 
I I I 
~ 
+------------------+-----------------+----------------+------~---------+ 
Figure 8.7 Incorrect computer generated PWM 
This type of PWM gave rise to two problems. Firstly, the 
transistors had to switch excessively, generating high 
switching losses. Secondly, the total time the 
transistors were conducting for was greatly reduced, which 
decreased the maximum output current and voltage. 
The program was modified to detect a value of one in the 
table. If this value is one, the next value in the table 
is obtained and transmitted to a timer. The PWM output 
remains in its previous high or low state. This has an 
effect of bypassing values of one, which results in a 
correct PWM output. 
8.4.3 DC Offset 
This section is closely linked to section 8.1 in that the 
DC offset gives rise to the transformer saturating. This 
section points out two problems that cause the DC offset. 
Appendix G describes how a DC offset gives rise to 
saturation in a transformer. 
8.4.3.1 start of a can 
In between cans the converter is off and no current is 
produced. As soon as a can reaches the rollers of the 
Soudronic, the inverter energises the transformer and load 
with an AC current. Appendix G shows that if an inductive 
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load, such as the welding transformer, is switched on at a 
voltage zero, a DC offset occurs. The peak transient 
current can reach as much as twice the peak steady state 
current [27]. This can cause the transformer to saturate. 
When the PWM is activated, it starts at the beginning of a 
table, which is also a voltage zero. A DC offset thus 
occurred at the beginning of each can. 
To resolve this problem the voltage start of a can was set 
low for the first half cycle. This has the effect of 
creating a small DC offset both positively and negatively, 
which resulted in a low combined offset. This was 
probably not the most desirable solution, and another 
approach is suggested in section 9.1. 
8.4.3.2 During the Weld 
Along the length of a can, the inverter generates three 
voltages. The Soudronic. signals when the voltage should 
change from one state to another. Each time the table was 
changed, the PWM would re-start from the beginning of the 
next table. This could cause two consecutive half-waves 
to both be either positive or negative. An example of 
this is shown in figure 8.8. Note the DC offset. 
Figure 8.8 Inverter current at change over 
: = ... - : 
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The program was modified so that when the computer begins 
reading another table, it starts at the following value in 
the next table, e.g. if the program was reading value 
number 10 of table 50, the following value read would be 
value number 11 of table 70, assuming table 70 is the new 
table to be read. This eliminated the possibility of 
having two consecutive positive half cycles. The 
corrected inverter current can be seen in figure 8.9. 
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Figure 8.9 Inverter Current after the Modifications 
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CHAPTER 9 
SUGGESTIONS FOR FUTURE CONVERTER DESIGNS 
Since the completion of the converter, research continued 
into the design of similar converters, used in 
Uninterruptible power supplies. This research has 
revealed certain areas in the converter that could be 
improved upon. This section discusses the changes that 
could be made to the converter to improve upon the overall 
performance. 
9.1 SOFTWARE MODIFICATION RECOMMENDATIONS 
Later on in this chapter a suggestion is made to replace 
the computer with an analogue PWM generator. This section 
assumes that the computer is to be used in the converter. 
The modification 
untested software 
desired goals. 
suggestions 
alteration 
9.1.1 DC offset at start of can 
are 
that 
accompanied by 
should achieve 
an 
the 
Section 8.4.3.1 discusses the problem of switching an 
inductive load on and the resulting DC off set that can 
occur. A DC offset arises when an inductive load is 
switched on at a zero crossing. The problem was reduced 
by decreasing the voltage for the first half cycle. This 
does not solve the problem, but reduces it to an 
acceptable level. 
The problem 
altogether. 
should be solved by removing the DC offset 
To remove this offset, the PWM must start at 
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a voltage peak. 17 This can be achieved by either changing 
the program to begin reading from the middle of the 
selected table, of by re-ordering the elements of all the 
tables. The second suggestion is probably the easiest. 
An example of a selected few modified tables is given in 
figure 9 .1. 
Table 1 : 
121,119,121,119,121,119,l20,120,120,120,119,121,119,121,119,0 
Table 49 : 
178,63,173,73,159,91,138,114,114,138,91,159,73,173,63,0 
Table 99 : 
250,1,250,l,195,1,200,100,99,201,1,250,1,250,1,0 
Figure 9.1 Modified tables to remove the DC offset 
With this modification, the first half cycle can be at 
full voltage and does not have to be reduced as the 
previous solution required. 
9.1.2 DC offset during the weld. 
A DC offset also occurs when the converter changes from 
one voltage to another. This is discussed in section 
8.5.3.2. The problem was again solved only partially. To 
completely solve the problem the obvious solution is to 
allow a change in voltage only at a voltage peak. 
To show a modification that will achieve this, it is first 
necessary to assume that the modification recommended in 
the previous section has already been made, i.e. the 
tables begin at the voltage peaks. 
The program must only allow a change of table when the end 
of a table has been sensed. In the main program, the 
microprocessor continually loops, awaiting a change of 
weld state. When a change occurs, the program immediately 
shifts from one table to another. A precondition to 
changing state should be introduced, that allows a change 
17 - See Appendix G for the justification. 
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of state only at the end of a table. This will ensure 
that the table changes only at a voltage peak. The 
section that was changed can be found on page E6 of 
Appendix E and the modification that were made are shown 
in figure 9.2. 
CONTIN 
CLR 
LDA 
STA 
LDA 
STA 
TSTINP 
LDA 
CMPA 
BNE 
LDA 
ANDA 
LSRA 
LSRA 
LSRA 
LSRA 
FFLOP 
#15 
ITABOFF 
#$FF 
SWITCH 
ITABOFF 
#15 
TSTINP 
PIAlB 
#$70 
CLEAR TIMER FLIP-FLOP 
INDICATE INTERRUPTS NOT RUNNING 
GET INPUTS 
CLEAR HIGH BIT 
SHIFT TO LOWER BITS 0,1,2. 
*================================================* 
WE 
WE 
Figure 9.2. 
CMPA #$07 ARE THEY ALL SET TO HIGH? 
BEQ CLEAR CLEAR THE OUTPUTS & TIMERS. 
CMPA #$00 ARE THEY ALL SET TO LOW? 
BEQ CLEAR CLEAR THE OUTPUTS & TIMERS. 
CMPA #$01 IF YES, WE ARE AT THE START AND 
BEQ SETTl WILL SET THE POINTER TO TABLE 1. 
CMPA #$02 IF YES, WE ARE IN THE MIDDLE AND 
BEQ SETT2 WILL SET POINTER TO TABLE 2. 
CMPA #$04 IF YES WE ARE AT THE END AND WE 
BEQ SETT3 WILL SET POINTER TO TABLE 3. 
BRA TSTINP LEAVE IN PREVIOUS STATE. 
Program Modification that removes DC offset 
during the weld 
9.1.3 Voltage/Frequency curve 
The converter supplies power to an inductive load. The 
impedance of this load varies with frequency. At present, 
when the frequency is changed, the PWM modulation level 
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(output voltage) remains constant. This has the effect of 
changing the output power as 
Before the output voltages are 
thus be chosen and can also 
the frequency is varied. 
set, the frequency must 
not be changed once in 
operation, unless the voltage is reset This is 
obviously undesirable and there was a request from Carnaud 
in Spain to improve upon it. 
One method of generating a voltage/frequency curve is to 
make the requested input table number represent a table 
number adjusted by a constant value dependant. on the 
frequency. 
adjusted 
The amount by which the table number should be 
can be 
An 
pre-calculated 
example of a 
and later tuned 
experimentally. modification to the 
program that would achieve this can be found in figure 
9.3. This section of program would fit into that shown in 
page E4 of Appendix E. 
OFFl EQU 0 (If the Freq is numberl set Offset to 0) 
OFF2 EQU 5 (If the Freq is number2 set Offset to 5) 
OFF3 EQU 10 (If the Freq is number3 set Offset to 
10) 
OFF4 EQU 20 (If the Freq is number4 set Offset to 
20) 
...... etc. up to OFF7 
FSTORl INCA 
STA FREQ 
CPA 02 
JNE NOTl 
LDY OFFl 
STY OFFSET 
NOTl CPA 03 
JNE NOT2 
LDY OFF2 
STY OFFSET 
NOT2 
...... etc up to NOT7 
TABTST 
LDA PIAOA 
COMA 
JSR BCD2BIN 
ADD B,OFFSET 
STB TABSWl 
.... etc. for all three inputs. 
Figure 9.3 Program modification that adds a V/F curve 
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9.2 GENERAL INVERTER AND RECTIFIER IMPROVEMENTS 
There are some changes that can be made to the power 
components of the converter that will decrease the overall 
cost, size and weight of the machine. In a prototype, 
factors such as cost, size and weight are not important 
(within limits), but for future converters, these factors 
should be considered more closely. 
There are also other general improvements that can be made 
to the converter, such as an increase in freque~cy, that 
will at most add only a marginal amount to the cost. 
The size of the converter is 
factory floor. 
important as it 
The weight 
occupies 
is also space on the 
significant as the transportation costs will be reduced 
and the converter will be easier to move, once in site. 
9.2.1 Remove Triple Isolation 
There are two isolating transformers in the converter and 
one in the Soudronic. The converter was manufactured so 
that it could be connected directly to the existing 
Soudronic transformer. This transformer isolates the cans 
from the mains supply. It may also be considered 
necessary for the high voltage power cables connecting the 
converter to the Soudronic to be isolated, i.e. either the 
output or rectifier transformer of the converter should 
remain isolated. As the rectifier transformer is more 
expensive 
would be 
and heavier than the 
the to 
inverter transformer, it 
make a non-isolating 
auto-transformer. 
transformer 
This mer:1ns that at least one 
transformer can be reduced to approximately half the size, 
weight and cost. 
9.2.2 Raise the DC Voltage 
There are 
would be 
various reasons why 
beneficial. Some of 
a higher DC 
these reasons 
bus 
are 
voltage 
listed 
below: 
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Better overall efficiency 
Can remove input transformer al together if 
the DC bus is approximately 550V 
Can use smaller, and thus cheaper diodes 
and heatsinks 
Without an input transformer and smaller 
components, the overall converter size and 
weight is reduced. 
There are, of course, some disadvantages which are~ 
More research time is necessary to develop 
a transistor switch to operate on a 550V DC 
bus. 
Greater safety precautions need to be taken 
with a high voltage DC bus. 
9.2.2.1 Increased efficiency 
When the DC bus voltage is raised, the current is reduced 
proportionally. Less current thus passes through the 
semiconductor components. There is little difference in 
the voltage drop across high and low voltage diodes. The 
power loss with a higher DC bus is thus greatly reduced. 
To operate off a DC bus of 550V, the power transistors 
will require a voltage rating of either lOOOV or 1200V. 
The 600V transistor is a two transistor Darlington, 
whereas the 1000 and 1200V types are three transistor 
Darlingtons. The typical collector-emitter voltage drop 
of an AEG 600V 300Amp transistor is 1. 7V and the voltage 
drop of an AEG 1200V, 150A transistor is marginally higher 
at 2V. Thus, if the DC bus voltage is increased to 550V 
and three transistor DarlingtoPs are used, the conduction 
losses will still decrease. 
Switching losses should not vary substantially with 
voltage. The switching times of the two transistors 
concerned are almost identical. Switching losses are 
dependant on the amount of current being cut off and the 
voltage across the collector-e:-:iitter junction immediately 
after switch-off. If the voltage is doubled and the 
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current is halved, the power lost during switching remains 
approximately constant [19]. 
9.2.2.2 Remove in2ut transformer 
If the DC bus voltage can be raised enough, so that 
rectified three phase mains can be used (approximately 
550V), the input transformer can be removed altogether. 
The largest, heaviest and most expensive single component 
in the 250V DC converter is the rectifier transformer. To 
remove it, would obviously be a tremendous advantage. 
9.2.2.3 Reduced com2onent costs 
The costs of components such as the diodes, heatsinks 
cabling and base drive components could be drastically 
reduced if a higher DC bus is used. The cost of high 
powered rectifying diodes is almost entirely proportional 
to the current rating, the voltage rating having little 
effect on their price. 
As the efficiency of 
improve, the length of 
dissipate the heat can 
the transistors and 
aluminium extrusion 
be reduced. 18 The 
heatsink will thus decrease proportionally. 
diodes will 
necessary to 
cost of the 
The base drive and associated power supply will be 
required to supply a reduced quantity of current into the 
base of the power transistor. This means that the power 
supply transformer regulators, smoothing capacitors and 
the output drivers19 of the base drive can be reduced in 
current carrying capability and thus cost. 
The price difference between two AEG 600V, 300 Amp 
transistors and one pack of two AEG 1200V, 150A transistor 
is minimal. An advantage of using the higher voltage 
transistor is that there are two transistors per package, 
18 - This assumes that the heatsink should be capable of dissipating 
all the heat under normal circumstances. Water cooling is only 
required when the ambient temperature rises or when a large 
amount of power is required from the converter 
19 - It should also be noted that as the current rating of 
transistors is reduced, other specifications, such as switching 
frequency can improve 
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already connected as one leg of a full bridge. This 
allows a far 
procedure20 • 
more compact and simple connection 
On the connections between the rectifier and the primary 
winding of the output transformer, the current is halved, 
so the cable diameters can also halve. This not only 
makes the wires easier to handle, but it also reduces the 
cost marginally. 
9.2.3 Step up output voltage 
The voltage tappings on all transformers were adjusted to 
give a maximum 
as 
output voltage. 
the converter output 
This is 
voltage 
obviously 
should be undesirable 
adjustable. The output voltage can be increased by simply 
increasing the output transformer voltage ratio. 
Increasing the output voltage has two main effects, 
firstly it allows the converter to supply more power to 
the welder and secondly, the PWM modulation level can be 
decreased, which reduces the harmonic content of the 
output current waveforms. As the load of the converter is 
almost entirely inductive, the output power is limited by 
the maximum output voltage of the converter. 
If the voltage ratio of the output transformer increases, 
so will the current ratio. The current in the inverter 
components will thus increase proportionally. 
To achieve the same output voltage, once the ratio has 
been increased, the input volta?e must be lower, i.e the 
PWM modulation index must be lower. The full weld voltage 
of the converter was set to approximately 80% of the full 
power, which is a modulation index of 1. 6. This is an 
overmodulated PWM waveform. If the overmodulation is 
reduced, so will the harmonic content of the output wave. 
20 - The more compact the assembly the smaller the flux "holes", thus 
making the snubbing simpler. 
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9.2.4 Increase Frequency 
As explained in section 2.1.s, the higher the weld 
frequency, the better the weld. It may therefore be 
desirable to have a higher maximum frequency. 
The real power required to weld a can is independent of 
the frequency. The load seen by the converter is 
dependant on frequency though, as it is approximately 50% 
reactive. Thus for the frequency to increase by 25% to 
150Hz, the inverter output power must increase by 12. 5% 
. 
reactive. 
9.2.5 Increase Modulation Frequency 
It may be feasible to increase the PWM modulation 
frequency. A higher modulation frequency will decrease 
the harmonic content of the output current waveform. This 
could result in a reduction of the filter inductance size. 
If the frequency was increased, it may be necessary to 
consider the use of the IGBT as a switch, and not the BJT 
[28, 29]. The IGBT switches rapidly, so it could maintain 
low switching losses, even at a higher modulation 
frequency. 
9.3 AN ANALOGUE PWM CONTROLLER 
An analogue PWM generator can offer advantages over a 
computerised controller. These advantages are given later 
in this section. Research into the design of an analogue 
controller was recommended early in the project, but the 
idea was dismissed as further design time would be 
necessary. 
The controller that is suggested is simple and requires no 
complex circuit design. It has not been constructed nor 
tested and therefore remains as a theoretical design, to 
serve only as an example of the type of circuit that could 
be made. 
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9.3.1 Suggested PWM generating circuit 
The circuit requires the same inputs from the Soudronic, 
voltage and frequency adjustment dials. All the inputs 
from the Soudronic are isolated in the same manner as in 
the completed converter. Ten turn potentiometers (pots) 
are recommended for the voltage and frequency dials, that 
give infinitely variable settings (not digital). PWM 
outputs are buff erect by the same IC as in the computer 
controller. 
figure 9.4. 
A block diagram of the circuit is shown in 
Can 
Start 
Pot 
Full 
Weld 
Pot 
Can 
End 
Pot 
Opto Inputs 
Isolation 
Selector 
Relay control 
Wave 
Shaper 
Freq 
Pot 
DC Bus 
Adder 
1--->--------1 V CO 
vco 
HEF 
4752 
PWM 
Output 
But fer 
Figure 9.4 Block diagram of the analogue controller 
9.3.1.1 Selector Potentiometer 
Each pot is connected to the positive (+5V) and negative 
supply (OV) rails via external resistors. These resistors 
set the range through which the pot output voltage will 
vary. The resistance values should all be low, so that 
the output represents a low impedance voltage source. A 
diagram of one of the pot circuits is shown in figure 9.5. 
119 
sv 
R! 
Voltage output 
R2 
Figure 9.5 Voltage/Frequency adjustment circuit 
The resistance values of Rl and R2 are the same for the 
three voltage adjustment pots, but the resistors on the 
frequency pot can be different. A single turn pot could 
be used for the frequency pot, depending on the accuracy 
required. 
9.3.1.2 Optocouplers and the emergency cutout 
Each optocoupler transistor in parallel with a pull-up 
resistor provides a low output when it is selected. For a 
no-weld state, when all outputs are selected, all are low 
and a wired NAND gate gives a low output. This output is 
connected to enable pin of the PWM generator IC. In 
series with the wired NAND output is the emergency cutout 
relay, that opens when activated and allows the enable pin 
to be pulled low. A circuit diagram of the isolation 
circuit is shown in figure 9.6. 
40S1 
sv 
1 - Can Start Optocoupler 
2 - Full Meld Optocoupler 
3 - Can End Optocoupler 
Emergenc~ Disable 
~ 
-----~ l~ 
Rela!d 
+ 
Figure 9.6 Isolation Circuit 
To HEF47S2 
Disable Pin 
• 
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9.3.1.3 Voltage Selector Switch 
The voltage selection is performed using an analogue 
switch IC, such as the 4051. A three bit binary coded 
input specifies which of the eight inputs should be 
connected to the common output. Only one connection can 
be made at a time, and it will continue in that state for 
as long as the code remains the same. The switching is 
performed by MOSFETS, with a low on resistance. A diagram 
of how the IC is configured is shown in figure 9.7. 
Voltage selectors from optocoupler 
0 
inputs from pots Output to ~.ve shaper 
40S1 
Figure 9.7 Voltage selector switch 
9.3.1.4 Voltage Envelope shaping 
During the project Metal Box requested a refinement, that 
the transitions between the various weld voltages should 
be sloped and not instantaneous. With the computer 
controller, the extra programming that would be required 
to improve the transition is extensive and major 
modifications would have to be made. A diagram of the 
type of envelope that was requested is shown in 
figure 9.8. 
Voltage 
Full Weld 
Can Start Can End Time 
Figure 9.8 Weld Voltage envelope 
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An analogue circuit that creates a slope between 
transitions is simple to construct. How close the 
envelope represents the desired shape depends on how 
complex the circuit should be. Simple circuits that give 
a sloped transition are shown in figure 9.9. 
• 'V'v'' I • 
A) I + 8) 
Constant c:urrent Diodes 
~z 1 ~ ~ .i ~ • I • :..~ I • 
C) I D) I 
-
Figure 9.9 Circuits that generate a sloped envelope 
The circuit could consist of a simple RC filter, (as in 
circuit 9.9a) or could be more complex (as in circuit 
9.9d), that produces an almost perfectly linear ramp. 
Circuit 9.9d could also require an extra power supply for 
the op-amp, to enable the output to swing up to 5V. 
9.3.1.5 HEF 4752 PWM Control IC 
The HEF4752 is a 3 phase PWM generator intended for use in 
a variable speed motor drive. It has four control inputs, 
that are all frequencies. These frequencies control the 
PWM modulation factor (VCT), the output fundamental 
frequency (FCT), the modulation factor (RCT) and the dead 
time between the two PWM frequencies (OCT). 
OCT is a constant frequency, as it depends on the 
transistor switching times. 21 The output of the voltage 
envelope shaping circuit drives the voltage input of a 
voltage controlled oscillator (VCO), (e.g. 74LS629). This 
21 - If the same power transistor are used, the dead time can be set 
to 20us. 
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VCO supplies the frequency to the VCT input of the PWM IC. 
FCT is driven by a VCO that derives its voltage input from 
the frequency pot. 
If the FCT and RCT inputs are connected together, 15 pulse 
PWM always results. If RCT is connected to a constant 
oscillator, the modulation frequency remains within a set 
bandwidth and the quantity of pulses per fundamental cycle 
is determined by the PWM IC. For the converter it is 
recommended that the OCT pin is connected to a constant 
frequency source that generates a 1. 8kHz PWM, as ,it gives 
15 pulse PWM at 120HZ. 
A circuit diagram of the HEF 4752 and the VCOs is shown in 
figure 9 .10. The outputs have been buffered to increase 
the current so that they can drive the base drive 
optocouplers. 
Frequenc!:I Input Volt.ge Envelope Input 
A 
PlolH Output 
HEF47S2 
7407 
Figure 9.10 The HEF 4752 and support components 
9.3.1.6 Voltage/Frequency curve shaping 
The HEF 4752 has a built in voltage/frequency curve. The 
curve is linear and doubles the modulation factor (output 
voltage) for a doubling in frequency. This curve is 
intended for an entirely reactive load, such as an 
induction motor. As the load of the welder is resistive 
as well as reactive, a less steep curve is required. 
A corrective circuit is thus required to reduce the 
voltage as the frequency increases. This can be achieved 
by adding an inverting amplifier and a summer into the 
123 
circuit. The inverting amplifier gives an output 
proportional to the inverse of the frequency pot voltage. 
This voltage adds (subtracts) to the overall envelope 
voltage. A circuit diagram of the shaping circuit is 
shown in figure 9.11. 
Voltage envelope 
Input 
I 
2, sv --------------
Freq 
Pot 
DC Bus 
? 
Figure 9.11 Voltage/Frequency curve shaping circuit 
9.3.1.7 DC bus voltage feedback 
At present the converter's controller has no feedback to 
correct the output voltage for a change in the DC bus 
voltage. The effect is that the weld current fluctuates 
as the mains voltage fluctuates. Dips and surges in the 
mains can thus result in an incorrect weld. This however, 
did not appear as a serious problem because the voltage 
supply in the Spanish factory was constant. Such 
favorable conditions may not apply for the next 
installation. 
A potential divider can be included to the summer 
suggested in section 9.3.1.6. The impedance of the 
potential divider should be chosen carefully, to obtain 
the correct ratio, so that the output voltage remains 
constant when the DC bus voltage changes. 
9.3.2 Analogue vs Computer generated PWM 
A change from the computer based PWM generation to an 
analogue PWM generating circuit has been suggested. 
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Before the new circuit is developed, it is necessary to 
Consider what advantages and disadvantages it could have. 
Some of these are listed below. 
Advantages 
Disadvantages 
Cheap 
Smaller circuit and PCB 
Simple to design and maintain 
Constantly varying variable voltage 
and frequency (not digital) 
Simple V/F curve correction 
Can increase frequency and voltage 
easily by changing resistors 
Easy to design PCB, not necessary to 
make modifications to the computer 
prototype PCB 
PCB can contain optocoupler circuit 
Easy to shape can welding power 
envelope 
DC voltage "feedback" 
Circuit has yet to be designed 
Cannot do additional operations, e.g 
can counting 
It is no longer "computer controlled", 
which was an advertising feature. 
9.4 BASE DRIVE MODIFICATIONS 
Since the converter was completed, work continued on the 
base drive and the application of it to an IGBT gate 
driver. Changes were made to the orig ina 1 driver that 
improved its performance. This section suggest possible 
modifications to it and gives the benefits of making the 
alterations. A diagram of the base drive, showing all the 
modifications, can be seen in Appendix C. 
9.4.1 Negative Supply Protection 
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If the negative supply to any of the base drives in the 
converter fails, it will not be able to switch the 
transistor off. This could lead to the destruction of one 
or more of the power transistors. A simple circuit 
modification can achieve negative supply protection. 
The change is made to the buffer between the flip-flop and 
the power output driver. A circuit diagram of the buffer 
after the modification, is shown in figure 9.12. 
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R6 
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-4V 
R9 
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Figure 9.12 Modified Flip-flop Buffer 
Q3 
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Buffer 
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RF" 'S20 
The fundamental difference is that the source of the 
Mosfet and the pull down resistor on its gate are 
connected to the negative rail. Zener diode D10 reduces 
the flip-flop output signal from 6V/1V to 1V/-4V. The 
flip-flop output voltage is independent of the negative 
supply voltage. A "high" output of the flip-flop will 
thus always be lV. 
The gate-source junction of the Mosfet requires 4V to 
maintain conduction from drain to source. If the negative 
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supply fails and the voltage on the source of the Mosfet 
rises to above -3V, the gate-source junction voltage is 
too low to maintain drain-source conduction. The Mosfet 
will switch off, which will force the output transistors 
to switch the power Darlington off. The Mosfet can not 
switch on again if the power supply voltage is above -3V. 
Rll must be increased to bias Q4 so that the current 
source remains the same. The negative supply should also 
not be allowed to rise too rapidly. A lOOOuF electrolytic 
and a lOuF tantalum capacitor connected from the ,negative 
rail to ground are on the current base drives. These 
capacitors should remain in the circuit, as they will 
supply the energy required to switch the transistor off, 
if the supply fails. 
A Pspice programme was written to stimulate a loss of the 
negative supply on the modified circuit. The programme 
listing can be found in Appendix D. The addition of a 
zener diode and another node, resulted in the programme 
being too large to run. The two transistors that form the 
Power Darlington were removed to reduce the program size. 
The PSpice output can be seen in figure 9.13 and the 
programme listing can be found in Appendix D. 
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Figure 9. 13 Base drive Output with a loss of negative 
Supply 
9.4.2 Simple Circuit Modifications 
Five circuit modifications are suggested in this section. 
None of these changes are critical to the operation of the 
inverter, but rather remove unnecessary components and to 
replace inferior components with better substitutes. 
9.4.2.1 Optocoupler Buffer. 
The open collector output of the optocoupler is buffered 
by a push pull transistor pair. A peak current in the 
region of 50 mA is pulled down through the PNP transistor. 
The optocoupler is capable of sinking more current than 
this. 
A simple modification, that removes a transistor and 
replaces it with a diode, could be made. The circuit 
change is shown in figure 9.14. 
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Flip- I lo  
Figure 9.14 Modification to Optocoupler Buffer 
When the optocoupler output transistor is off, Rl pulls Ql 
on and it works as before. When the optocoupler is on, Ql 
is held off and the output capacitor is pulled to ground 
through D10. 
9.4.2.2 Flip-Flop Baker Clamp 
The Baker clamp associated with Ql is intended to limit 
its level of saturation, so that it can be switched off 
rapidly. The response time of the flip-flop is dependant 
on Ql switching rapidly. A Baker clamp is not the only 
method of ensuring the prompt switching of Ql. 
The level of saturation could be set correctly by choosing 
R6 and R8 correctly. A lower value of R6 and a higher 
value of R8 will reduce Ql's depth of saturation. 
Alternatively, if Ql is replaced with a faster switching 
transistor, no circuit modification may be necessary, 
except to remove Dl and short D2. 
9.4.2.3 Remove D3 and R3 
The purpose of D3 and R3 is to limit the reverse current 
and voltage through the base-emitter junction of Q2. This 
current can also be limited by creating a higher impedance 
circuit. The capacitance value of Cl could then be 
reduced, which would limit the average current generated 
by it (but not the peak) . D3 and R3 could then be 
removed. 
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9.4.2.4 Replace the IRF520 
Q3 is an 8 Amp Mosf et, that carries a peak current of 
around a few hundred milliamps. The IRF520 was used 
because choice of Mosfets was limited at the time of the 
original design. A transistor, such as the 2N7000 (now 
available) would be far more suitable. This Mosfet has 
less than one-tenth of the gate capacitance of the IRF520 
[ 3 o, 31] . A reduced gate capacitance will result in a 
faster response. Alternatively higher impedance 
components can be used in the flip-flop, to charge and 
discharge this capacitance. 
9.4.2.5 Replace the Output transistors 
The three power transistors, Q4, Q5 and Q6 should all be 
high speed switching devices. Due to the limited choice 
of high current transistors when the base drive was 
designed, inferior devices were used. These transistors 
could however, be replaced with more suitable versions. 
For example, the BUP30 is a 20 Amp switching device with a 
high gain and an ft rating of 120MHZ [32]. This 
transistor could replace the 2N5038. It would still 
appear to be difficult to obtain in South Africa though. 
Similar specification transistors could be sought after to 
replace the 2N6107's 
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CHAPTER 10 
CONCLUSIONS 
A 20KVA converter has been designed, manufactured and 
tested. It supplies 120Hz power to a welding machine, to 
enable it to operate at twice its normal speed. The 
converter has been operational in Spain since October of 
1990. 
The inverter was first designed in a push pull 
configuration. This design was found to be unreliable and 
inefficient. For high power, around 20KW, it was 
concluded that a push-pull configuration is undesirable. 
The inverter was then modified into a full bridge 
configuration. This design was found to be more reliable 
and was applied in the final converter. 
A base drive was developed to control power Darlington 
transistors. It enabled the transistors to switch rapidly 
and also offered overcurrent protection. Recommendations 
were made to refine the operation and features of the base 
drive. 
Further design changes could be made to future converters 
that would improve it remarkably. The weight, size and 
cost of the converter could be drastically reduced by 
raising the DC bus up to 550V. The PWM generator could 
also be improved upon by adding features that would 
facilitate easier control of the converter. 
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COMPONENT DATASHEETS 
AEG C300R600K Darlington Transistor 
C300 R600 K 
Transistor Transistor 
Elektrische Eigenschaften Electrical properties 
Hcicnstzulass,ge Wene Maximum perm,ss,ble values 
Vc8< 'c = 1 A. •,.;a= 2 V 600 
Vern 'C = 0.5 A. Le= 40 mH 550 
Vcao 600 
'hao 6 
le 300 
l(:RM t.;, = 1 ms 600 
ICA'JM DC. tc = d5'C. 'FS = 8 A 220 
IFS 10 = 10 ms 40 
Ip= 1 ms ao 
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ICM= 300 A, IFSM = 8 A, t,1 = t,1max max. 2.8 
VBE sat 'CM= 300 A. 'FEM= 8 A. t,1 = 25°C typ. 2.2 
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vrn = 6 V. t,1 = t,,max max. 1 
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'c = 300 A, VcE = 5 V. t,1 = t,,max min. 40 
ton ICM= 300 A. VcE = 0,5 · Vc8< 
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Rn,CK pro Baustein / per module 0,03 oc/W 
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Antiparallele Diode 
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tvimax 
tvJOP 
lstg 
pro Bau stein I per module 0,06 °C/W 
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ic,.,.. = 300 A 1~v = 6 A. l.,..1 = L,1rria, max 3 
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\. 
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ic._. = 30: A\·,:~= 0.:, Ve,E-, 
l~v = 1~?V = E f:,, ~' = 2~~c 
'C"-' = JOC: Av:~= 0 2 V:t• 
1 i:'gt-..• = , ;:,?,.' = t A 1 v = 1 ,·,"n2_> 
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SEMIPACK' SEMIPACK' 
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SEMIPACK"' 
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I 
0.85 
I 
18 
0.6 
1,-
m,n 
ltp"' 100 1151 
V rnA ti 
SKKE 201/08 800 I 800 1 315 200 6000 1180000 I - i 1.35 I 0.8 D 8 - 1 
-----'-;-'-;~:.__i_:~.:.cg:.:g __ i~:.:g.:.g_;_i __ .....__18_5_c_1_;l __ --1! __ _:_ __ _;_] _'6_o_o_A1....;.. __ ..;! __ -1! __ _;_! __ _;_I __ ..;i ___ l 
SKKE 260;~: ,i ~~gg 11 ;~gg ,I 410 18~6"~\ 11000 / 605000 - ) (?161\ I 0.9 
SKKH 15/04 I 2,0000 I 400 ! 28 15 I 
;~ I 1~gg : ,~gg /06 600 (75 Cl I 
/14 ! ,
1
5,
0
00
0 
I 1400 • 
/16 1600 
SKKH 26/04 D 500 I 400 
/080 900 800 i /060 700 I 600 1 
;~!g ~;gg ~igg I 
/160 1700 1600 I 
SKKH 41/040 500 I 400 
1000 700 600 I 
;~g 1~gg ! ,~gg I 
;~:g ~~gg 1 ;:gg : 
SKKH s~g: g ~gg I ~gg 
1
1 
/08 0 900 I 800 
/120 1300 II 1200 : 
~~:g ~~gg ;:gg I 
95 
125 
40 
(85 Ci 
55 
(B0°CI 
320 
470 
1000 I 
1500 I 
SKKH ~ ~l1~g: g ~gg : ~gg 
V '· /080 900 I BOO \ ~~:g ~~gg I iigg 
/160 1700 ! 1600 
70 
185'CI 
1600 i 
I I 
510 I 500 
: I 
1100 I 500 I 
5000 I 500 
11000 500 
13000 I 500 
I 
2.45 
(75A) 
1,8 
(75A) 
11 
i 0.9 
I 
1 95 1 0 
(200Al ! 
I 
I 
,J.37 
20 
i 
12 
! 
I •.5 
35 
3 5 
I
' 120 
I l 
I 
200 : 
I 
! 
I 250 
1 
i i 
I 
I 250 
1 
I I 
250 
300 
I 
100 
JOO I I 150 
1 
' ! I 
! 
600 I I 150 
I 
I 
150 
600 ---;- 150 
! 
A 7 
i 
I 
I 
i 
i 
Types 
All data apply to one 
s1ng1e va1ve aev1ce 
\thyristor or diode) 
SKKD 
SKKO 
SKKD 
SKKD 
SKKD 
SKKD 
SKKE 
SKKE 
SKKE 
SKKE 
SKKE 
SKKH 
SKKH 
SKKH 
! SKKH 
15/04 
/06 
/08 
/12 
/14 
/16 
46104 
/06 
/08 
/12 
/14 
/16 
81/04 
/06 
/08 
/12 
/14 
/16 
162/08 
/12 
/16 
201/08 
/12 
/16 
260/08 
/12 
116 
15/06 
108 
112 
/14 
/16 
81/04 
106 
108 
112 
114 
116 
162/12 
/16 
201/08 
112 
116 
260/12 
116 
15/04 
106 
108 
112 
/14 
116 
26/04 D 
1060 
1080 
/120 
/140 
/160 
41/040 
1060 
1080 
/120 
/140 
/160 
56/040 
1060 
1080 
/120 
/140 
/160 
SKKH ?1/040 
"'\ ;g:g 
/120 
/140 
/160 
A 8 
SEMIPACK' 
Moduli a tiristori/diodi 
T, R.~,~ R,= Case Circuit I 
max, I s,n 180 i 
C "CNJ I C/W Page 
125 2,0 02 A3 
15 
125 0,6 0.2 A 10 
; 15 125 0,4 0,2 A 10 I 15 
125 I 0.23 0,1 A23 
19 
130 I 0.19' I 0,06 A 16 
17 
130 0.14" ! 0.04 A27 
17 
125 2,0 0.2 A4 
15 
125 04 0.2 A12 
* 
15 
125 0,23 J.1 A24 
19 
130 0.19' J.06 A 17 
I 17 
130 I 0.14 J.04 I A2S 
I 17 
125 I 1 3 0 2 
I 
A2 
I ! 
I 15 
125 0 95 0.2 i A6 
I I 
15 
if 125 0.69 J2 A6 15 125 0,6 0,2 A6 
15 
I 125 0.37' 0.2 A6 
I 
15 I 
SEMI PACK® 
M6dulos de tiristores/diodos 
CaseA1 SEMI PACK,. 0 
~ • L', J ,, f--1\ 
'7,0 ___J 
50,8 
max.61__j 
maa.21 
SKKT 15 M, = 2 Nm w = 50 g 
CaseA2 
SKKH15 
CaseA3 
SKKD15 
CaseA4 
SKKE15 
t:t t t_j____J 
Dimensions in mm 
M, Case to heats1nk 
M2 Busbars to termmals 
1 Nm= 0.1 mkp "" 9 lb. 1n. 
1) Internal 1nsu!at1on: beryllium oxide 
irrD\/atim + service 
SEMIPACK" 
M6dulos de tiristores/diodos 
Case AS 
T0-240AA 
SEMIPACK' 1 
~ ~111/~!lll~[gg 
' I 
G2f ':,~ 
UL approved 
No. f 63532 
M, =5Nm = 15°,o 
M2 ::3Nm = 15~o 
SKKT19 ... 105 WE 120 g 
CaseA6 
SKKH26 ... 105 
CaseA7 
SKNH 19 ... 56 
CaseA9 
. .,.. -..• (Ji I) 
SKKL 56, SKKL 91 
CaseA10 
( 
SKKD 46, SKKD 81 
CaseA12 
( 9oafflnn j LJ 
SKKE81 
15 
A - 9 
A - 10 
Semikron PlO Heatsink 
PIO 150 
80 
M5 
0 0 
72 
DEVICE COND/CONFIG Pl0/50 Pl0/100 Pl0/150 Pl0/200 Pl0/300 
l I 
BRIDGES - ISOLATED BASE MODULES 
SKB 25 R 14A 15A 16,5A - -
C 12A 13A 14A - -
SKB 30 R 21A 24A 28A - -
C lBA 21A 24A - -SKB 50 R - 29A 32A 36A -
C - 24A 28A 31A -
SKD 25 R/C 16A 17,SA 19A - -
SKD 30 R/C - 25A 30A - -
SKD 50 R/C 27A 31A 38A 42A -
SKB 33 Sin 180 - 19A 21A 23A -
DEVICE CONDUCTION Pl0/115 Pl0/150 Pl0/200 Pl0/250 Pl0/150 
FAN 
DIODES - DOUBLE-SIDED COOLING 
--
SKN 500 Sin 180 240A 260A 280A 320A 580A 
Rec 120 220A 240A 260A 300A SSOA 
SK/I 870 Sin 180 240A 260A 280A 330A 700A 
Rec 120 220A 240A 260A 310A 670A 
THYRISTORS - DOUBLE-SIDED COOLING ' 
SKT 230 Sin 180 95A 115A 140A 152A 275A 
Rec 120 85A lOSA 130A 140A 250A 
SKT 330 Sin 180 llSA 135A 155A 170A 350A 
Rec 120 105A 125A 145A 160A 320A 
SKT 450 Sin 180 120A 145A 170A 180A 400A 
Rec 120 llOA 135A 155A 170A 370A SKT 630 Sin 180 145A 175A ZODA ZlOA 550A 
Rec 120 135A 160A 185A 200A 520A 
"' ..c: 
1,2 
l, 1 
1,0 
0,9 
0,8 
' 
I I 
' \ 
I 
A - 11 
I I I I 
I I I 
I I l I 
I I I I 
SEMIKRDN P10 
iHERMA~ R~S:SiANCE, NATURALl--+--+--+-+-1 -I 
FINISH AT SEA LEVEL 
I I I I 
1----+-+-+--+-+-~I-+\ -+-+-+---<'-+-+-+-+-+ A NAT . COO LI NG SINGLE 
l---+-+-+--+-+-1--+4-+--+-+--l---<'-+-+-+-+--+ B NAT. COO LI NG DOUBLE 
\ C NAT. COOLING SINGLE 
lOOW1--+--+--+-+---t 
lOOWf--+-+-+-+--1 
250W , 
l---+--l--+--+-+-1--+-¥--+-+--l---<'-+-+--+-+--+ D FAN 6m/ S SINGLE lOOW1---+!....1,-....--......-1 
I---+-+-+--+-+-+--+_,..\ -+-+-+---<'-+-+--+--t-t E FAN 6m/S DOUBLE 
1-4----'--+--+-+-1----+-+c1-1-...._.._..,_...,..-+---+-+---t F FAN 6m/ S DOUBLE 
1oow1---+-+-+-+--1 
250W1---+-+-....--......-1 
! \ I I I 
I I I I I I I I I 
I \ I I I 1 I I 
I \ I I I I I I I 
I \ 1 ! , ! I I I I I ! I I I i I I 
\I I \ I I I I I 1 I I 
\ I I }.. I I I I I 1 I I 
;; 0,7 I I I \I I I I\ I I i I I I I I I I I \ I ~ I I I I I I I I I I I cc 
w 
u 
z: 
!\ I 'l I I I I I I I I I I 
I \ I i '\J I I I l I I I I I 
;':: 0,6 i I , I I\ +t-i I N I I I 1 I I I I I I '-1 ---4-~----+-._._ \-+--._.,..._ I i\... I I I I I I I I I I V, 
V, 
w 
cc 
0,4 
0,3 
I I , I I \ I I I r-,.__ I I I I I I I I 
II II \ii l I I Kl 1111 Ill\ 
........,_1__.__....__._~~-I -+--'--\- ! I"'~ I I I I I I 
I I i I ~ l'\.1 I I I I ~ I I I I I I I I 
I I \\ I i\..i I !Tl ,1 I I I I I 
!I I I r-..111'1\..!II I Ill~ II I 
1 ! I! ii : I'll I I I~-' I I I I! I I ~I 1 
! I i i i '\J. i I ~ i I I I I I I I I I I I TAI 
I I I I I i I !"'-.J. I I I I "i-... 1 I I I I I I I I I I I 
I 
I I 
I I 
I I 
I I I I I I I !"-... ! I I i ...........__ ! I I I ! I I I I 
I I I Ii\. I! "1-.. 1 i I 1i----:..1 I I I I I I I I I I 
I I r-,.__,1 II 11,..........._I Ii II~ 11~1 I 
i I I ! N I I I, I -........._, I : I I I I I I 181 I I 
I I I !' I I I I I I 1~: i I I I I Ii I 
I I I .. , I ~Ii 11 I I I I I I Ii' I I I I I I I I 
o.~ J.-JL-..Li---+-1 _:_I .:!'l~..;_,l'-.....1 _:_..1.t__j_l ~i~l----....._.,...l-.J.1___!_1_!1___;_1-LI _!1-..l.-!-LI --ll--"--1-l'---'-l~I :::l====,1-,~, ...:.l-~""iC=-1,--1..1---1-.-l 
11 IN.11"'--.... 1 I I !~11 I I !li i ': 1111 I 
I I I I f"... T'"',-..... 1 I I I I -,........._; I I I I I I I I I I I I 
~w=r=rrtJt11:t-........:$r, :!1 J~~~'ct1 :t, =rr, :ti J1~, ==~~~, ~, :t,~, j,=t1 TI 
CJ, l i I I I I ~ 1 I -r----' I I I I I I I 1 01 I I 
I I I I I I I i I I I I I I I !_ I I ' ' .,_, I I 
Dc;w t-tl-t-1 -t-1 ---;l-+-"---'--+I ---L---+--'--1 -ili-!-1-+-I ....;.l-'-1 -+--+I___.._! -+-I ....;.l-+-1 _:l_.l..-; 11_...-+-1 _:'--1--~.:..i' F-:.1-+-I _1~ 
I I I I I I I I I I I I I I I I I I I I I I I I i I I I I 1 
11/81 
I 
50 
I 
100 
I I 
150 200 
LENGiH IN M!LLEMETRES 
I 
250 
I 
300 
A - 12 
HEF 4752 PWM Controller 
_9_,-.. _ 1'""-------------_) \.._.._ _____ L_.>_1 ___ _ 
A.C. MOTOR CONTROL CIRCUIT 
The HEFF52V is a circuit for a.c. motor speed control utilizing LOCMOS technology. The circuit 
synthnizes three 1200 out of phase signals, of which the average voltage varies sinusoidally with time 
in the frequency range O to 200 Hz. The method employed is based upon the pulse width modulation 
principle, in order to achieve a sufficient accuracy of the output voltages over the whole frequency 
range. A pure digital waveform generation is used. 
All outputs are of the push-pull type. Inputs and outputs are protected against electrostatic effects in a 
wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling 
precautions into account. 
0BC1 
0BM2 
0BM1 
ACT 
cw 
OCT 
K 
ORM1 
ORM2 
ORCl 
~C2 
FCT 
A 
HEF4 752V 
1l15992 
fig. I Pinning diagram. 
OBC2 
VAV 
L 
RSYN 
OYMI 
OYM2 
OYC1 
OYC2 
CSP 
VCT 
C 
B 
HEF4752VP: 28 lead OJ L; plastic (SOT-1171. 
HEF4752VO: 28-lead OIL; ceramic (SOT-1351. 
PINNING 
Inputs; group I Inputs; 11roup II 
24 = L data 12 = FCT frequency clock 
25 • I data 17 • VCT voltage clock 
7 • K data 
5 • CW data 
13•A data 
4 • ACT reference clock 
6 = OCT output delay 
clock 
15 • B data 
16 • C data 
Outputs; 11roup I 
23 • RSYN A-phase synchronization 
26 • VAV av.,rage voltage 
18 • CSP current sampling pulses 
Outputs; group II 
8 • ORMl A-phase main 
9 • ORM2 A-phase main 
10 • ORC1 A-phase commutatiOI\ 
11 • ORC2 A-phase commutatiori 
22 • OYM1 V-phase main 
21 • OYM2 V-phase main 
20 = OVC1 V-phase commutation 
19 • OYC2 Y-phase commutation 
3 • OBMl 8-phase main 
2 '" OBM2 8-phase main 
1 • OBC1 8-phase commutation 
27 • OBC2 B phase commutation 
SUPPL V VOLTAGE 
rating 
HEF4752V -0.5 to 18 
recommended 
operating 
4.5 to 12,5 V 
VALVO 
FAMILY DATA see Family Specifications 
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APPLICATION INFORMATION 
Figure 2 shows the functional block diagram of a 3-phase a.c. motor speed control system using a 
thyristorized inverter with variable frequency output. The inverter control signals are generated by 
the HEF4752V (PWM-ICI. A special feature of the PWM (Pulse-Width Modulation I - IC is here, that 
the motor is supplied by sinnoidally modulated pulses, hence the resulting motor current will approach 
a sine-V(IIVe with I minimum on higher harmonics. In this way, an optimum speed drive with high per-
formance is obtained. 
Furthermore, the HEF4752V contains 111 logic circuitry required for this special waveform generatiqn, 
so that the amount of control circuit componenu is reduced considerable. The speed drive system in 
Fig. 2 is controlled by the analogue control section. 
The FCT and VCT clock pulse oscillators are driven in such a way, that a fast response speed control 
of the a.c. motor is obtained, depending on: the reference values for speed; motor voltage; motor cur-
rent (Limited by the measured motor current via OCCT - d.c. current transformer-); the increasing 
•lue of VCb during braking action. 
3-phaw 
m•1ns 
FIL TEA RECTIFIER 
r""'I 
T T 
SMPS 
ANALOGUE 
CONTROL 
I • m 
+15V 
+12 V 
-12V 
M/G 
SMOOTHING 
CAPACITOR 
$Cb 
CW/CCW 
INVERTER 
PWM-IC 
HEF4752V 
Fig. 2 PWM motor speed control SY$tem using HEF4752V. 
MORE APPLICATION INFORMATION SUPPLIED ON REQUEST 
e 
11111 .. 
-® 
l·phaw 
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APPENDIX B 
CALCULATIONS 
1 PEAK CURRENT IN THE POWER TRANSISTOR 
This section calculates the RMS and peak currents that can 
be expected in the power transistor. 
Transformer ratio => 176V 580V 
3,29 => 1 
The Maximum RMS output voltage of the converter at full 
load and PWM modulation factor 2 (table 100) is 650V. 
The RMS input voltage is therefore: 
VRMS = 650V / 3.29 
= 198V 
If we assume an inverter efficiency of 85%, with an output 
power of 20KVA, the power delivered by the inverter is: 
20kVA 
----- = 23.SkVA 
0.85 
The RMS current into the primary of input transformer is 
therefore: 
P 23, 5KVA 
I = = ------- = 119 Amps 
V 198V 
If a sinusoidal waveform is assumed (best case), the peak 
current is: 
= 119 X v2 = 168A 
B - 2 
If a square wave voltage driving into an inductance is 
assumed, i.e. a triangular wave current (worst case). 
Ipk = 1,751 X IRMs 
=> Ipk = 207 Amps 
To be realistic the actual current peak under normal 
operation will be between the sine and triangular wave 
peak. With a modulation factor of 2 (not a square wave) 
and a load that is resistive as well as inductive, the 
peak current can be approximated to be 190A. Graphs of 
the collector current can be found in section 4.5. 
1 - This figure is derived in the following section. 
B - 3 
2 CALCULriTION OF PEAK VS RMS RATIO OF A TRIANGULAR 
WAVEFORM 
Assume a triangular wave, with a peak voltage of Vpk and a 
period of ls, as in the diagram below. 
Volts 
2t 
Time 
The function of the rising slope is: 
f(t) = = 2t X Vpk 
and for the falling slope is: 
f(t) = Vf = ( -2t + 2) Vpk 
The RMS voltage is therefore 
0.5 
= Y ( J (Vpk X 2t) 2 dt 
0 ( Vpk (-2t + 2 ) )
2 dt) 
0.5 
= v ( Vpk2 0J 4t2 dt 
1 
+ r < 4 - at - 4t2 ) dt) o.! 
1 30.5 
= Vpk v ( [ 4/3 t 6 + [ 4t - 8/2 t 2 + 4/3 t 3 ] ) 0.5 
= Vpk v(4/3x.5 2 + 4 - 4 + 4/3 - 2 + 4x.5 2 - 4/3xo.5 2 ) 
= Vpk v ( 1.33 - 2 + 1) 
= Vpk V 0.33 
= Vpk X 0.574 
=> = 1. 74 x VRMS 
B - 4 
3 CURRENT DRAWN FROM THE POWER SUPPLY 
Most of the current is used to drive the base of the Power 
Transistor, which is calculated as follows: 
Peak collector current in the Power Transistor is 190 Amps 
To be conservative, assume a constant current of 250 Amps, 
to account for: 
- worse efficiency than expected 
- current imbalance 
- current spikes 
From the datasheets in Appendix A, there is no value for 
the gain of the transistor for: 
= 
= 
3V 
125°c 
An approximation from the graph in the data sheet gives: 
B ~ 150 (for a 300R600K2 ) 
The Current drawn through Rl5 to the power transistor is 
therefore: 
To calculate 
connected to 
the 
the 
IB = 250/150 = 1,67A 
current through 
positive supply 
the other resistors 
rail, the lowest 
impedance current path was chosen, as an approximation. 
current through RlO - 6.5V/(100 + 560) = lOmA 
-
Current through R7 - 6.5V/(120 + 33 0) = 15mA 
-
Current through R6 - 6.5V/(120 + 100) = 30mA 
-
Current through Ql - 6.5V/100 65mA 
-
Current through Rl2 (current source) - 200mA3 
-
Total = 320mA 
2 Note that the gain of the 300R1000K is higher. 
3 - Note that most of this current will go into the base of QS and 
into the base of the power transistor. 
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The total peak current drawn from the supply is thus~ 2A 
This figure is the total current drawn when the base drive 
is "on". When it is "off" it draws almost no current at 
all. The average power is thus just over half of the peak 
current. 
The power supply was conservatively designed to supply 3 
Amps continuously, to enable it to supply the peak current 
of 2 Amps at all times, and still have a reserve capacity. 
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4 CALCULATION OF RCD SNUBBER COMPONENTS 
A diagram of the RCD snubber is shown in figure 4.9 in 
Chapter 4. The following equations are given by AEG [3] 
to calculate the snubber component values. 
IcM 
Equation 1 - C ~ -------
dVcE/dt 
VcE 
Equation 2 - R ~ ------
IcRM 
tfg min 
Equation 3 - R ~ 
---------
4 X C 
Where: 
IcM highest value of collector current to be 
turned off 
rate of voltage rise at turn-off 
collector-emitter voltage immediately prior 
to turn on 
maximum permissible repetitive peak 
collector current 
minimum collector-emitter conduction 
duration 
Equation 1, used to calculate the snubber capacitance, is 
based on the amount of energy that is to be absorbed by 
the capacitor, to increase the collector voltage rise 
time. The pre-cut-off current is re-directed from the 
transistor to the capacitor via the diode. The rate at 
which the collector voltage rises depends upon the amount 
of current that was cut off and the capacitor size. 
Equation 2 is used to calculate the minimum discharge 
resistance. The minimum resistance is limited by the 
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maximum current the transistor can withstand. This is 
calculated when the capacitor is discharging through the 
transistor, immediately when it switches on. 
The resistance must also be low enough to ensure that the 
capacitor discharges rapidly enough. The maximum 
resistance value is thus calculated using equation 3. An 
RC time constant of 1/4 of the minimum pulse width has 
been chosen. This enables the capacitor to discharge to 
1.8% of the DC bus, in this case to 4,5V. 
The pulse widths vary in size, from 40us to around 8ms. An 
approximation must therefore be made as what pulse width 
should be used in the calculations. A minimum pulse width 
of 250us4 was approximated. 
For the converter 
IcM = 200 Amps 
dvcE/dt = 250 V/us 
VcE = 250 Volts 
IcRM = 600 Amps 
tfg min 250 us 
From the equations: 
250V 
C = ------- = 0.8UF 
250V/us 
250V 
R ~ ------ = 2.2 Ohms 
600A 
250us 
R ~ ------- = 61 Ohms 
4 X luF 
A resistance of 47 Ohms was chosen 
(luF was used) 
Graphs of snubber waveforms can be seen in section 4.5.4.4 
4 - Because of the nature of sine weighted PWM, the capacitor has 
long times to discharge when the transistor has conducted a high 
current, which is when it is most needed. 
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5 RMS CURRENT DIFFERENCE BETWEEN THE PUSH-PULL AND THE 
FULL BRIDGE TRANSFORMER WINDINGS 
To calculate the current in each winding, a square wave 
current is assumed to represent the PWM waveform. In 
practice the waveform is not square, but any waveform can 
be represented by smaller square waves. 
For the push-pull inverter, each PWM current pul,se passes 
through one winding. For every pulse in one winding there 
is an equal pulse in the other winding. 
In a full bridge inventor, half the current is continually 
passing through both windings. For each PWM pulse in one 
direction, an equal pulse conducts in the opposite 
direction. 
The waveforms that would result in a square wave current 
are thus: 
Current 
T Time 
I /2 1-------..... 
Current 
-1/2 Time 
T 
a) Push-pull 
b) Full bridge 
A period of 1 is assumed. 
The RMS current in a push-pull inverter winding is: 
IRMs pp 
and for 
winding 
= 
= 
y' ( 
1 
dt +JO dt 0.5 
2 0. 5 v'[I xt 6 
IX v' 0.5 
= 0.707 X Ipk 
the full bridge inverter, 
is : 
0.5 
the RMS current 
1 
in 
IRMs fb = y' ( ! ( 0.5 XI ) 2 dt +of 5< 0.5 XI ) 2 dt 
= Ix v' ( 0.25x0.5 .~ 0.25xl - 0.25x0.5) 
= IX v' 0.25 
= 0.5 XI 
Therefore: IRMs pp = IRMS fb X 0.707/0.5 
IRMS fb X v'2 
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each 
) 
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6 POWER DISSIPATION IN THE HEATSINK 
Power Dissipation arises from different components for 
different reasons. On the main heatsink, losses are 
generated by the transistor conduction voltage drop, 
switching and the freewheeling diode conduction voltage 
drop. These calculations assumes that the water cooling 
has not been connected. 
Conduction Losses 
For the C300R600K: 
VcE SAT (at 190 Amps and IB 1. 5 Amps) 1.5 Volts 
It is assumed that the voltage drop is constantly at its 
maximum of 1.5V. The conduction losses are therefore: 
=> Pcond = IRMs X VcE 
= 119A X 1,5V 
= 179W 
A transistor is on for half the time, but there are two 
transistors per heatsink. The power to be dissipated by a 
heatsink, due to the two transistor's heating effect, is 
therefore 285W. 
Switching losses 
Switching losses are difficult to predict, as switching 
times vary, depending how effective the base drive is. 
Linear approximations to the waveforms must also be made. 
The switching times used in these calculations were 
derived from the datasheet, but they can be varified by 
comparing them to the graphs in section 4.5. 
The calculations are performed assuming a modulation 
factor of around 1.8 (Table 90). There are therefore six 
on and off switches per cycle. It is assumed that for 
half of the switches the transistor does not carry any 
current (current is negative and freewheels) and that it 
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carries the full current for the remaining three switches. 
There are therefore six switches per cycle per heatsink. 
The following figures are used: 
DC voltage = 250V 
lRMs = 119A 
Period = 8.33ms 
Switch on losses 
The time it takes the collector voltage to fall, and the 
current to rise is around O. Sus. During this. time the 
current and voltage can be assumed to rise and fall 
linearly. The peak power dissipated is where the two 
curves cross, at 125V and 60amp. This peak is assumed for 
the 0.5us. 
Instantaneous power loss per switch is thus 
125V x 60A = 7500W 
Occurring 6 times per cycle, each 0.5us long, the average 
power loss is: 
Pon 6 X 7500 X ( 0.5 / 8333 ) 
= 3W 
This is minute, but is to be expected, as switch on losses 
are usually very small. 
Switch off losses 
The turn-off time is in the region of lOus. During this 
time, both the voltage and current remain constant, for 
around 3us. The voltage then rises and towards the end of 
the storage time the current falls. The snubber capacitor 
also limits the rate of rise of the voltage. 
To approximate the switching, it has been assumed that the 
full DC bus is across the transistor as well as the full 
collector current, for Sus. 
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Instantaneous power loss per switch is thus: 
P = 250V x 119A = 30KW 
Occurring 6 times per cycle, each 5us long, the average 
power loss is: 
Poff = 6 x 30kW x ( 5 / 8333 ) 
108W 
Power loss in freewheeling diode 
When current flows through the diode, no current flows 
through the transistor. As the voltage drop across the 
transistor is higher than that of the diode, it is 
therefore conservative for calculation purposes, to assume 
that no current flow through the diode, and that current 
only flows through the transistor. 
Heatsink temperature rise 
From the graph of Semikron PlO heatsink found in 
Appendix A, double cooling, 300W, 300mm, 
approximate thermal resistance of 0,15 °c;w 
From the transistor datasheets 
Rth JC = 0,078 °C/W 
Rth CH = 0,03 0 c/W 
Therefore Rth JA 0.15 + 0.078 
= 0,268 °C/W 
The Total Power Loss is: 
Ptot = 179 + 3 + 108 
= 290 W 
The temperature rise is thus: 
+ 0.03 
T = 290 W X 0,268 °C/W = 78 °c 
gives an 
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Max ambient temperature was specified as 40 °c. 
=> Junction temp= 40 + 78 = 117 °c 
From the datasheets the maximum allowable junction temp is 
125 °c. It was decided though, to be conservative and to 
add water cooling. 
When the converter was tested 
heatsink temperature, directly 
rose to approximately 
temperature of 28°c. 
60°C 
' 
in Van der Bijl Park, the 
next to the transistor, 
32°c above the ambient 
The power produced by the transistors is thus: 
T 32 
p = = = 213W 
Rth HA 0.15 
And the junction temperature 
t· J = 28 + {213 X 0.268) = 85°c 
This is lower than expected, but the converter was 
expected to run at a higher power in Spain. Water cooling 
was added, but because of the high humidity in Durban, 
moisture condensed on the heatsink. A thermal switch and 
a valve were added to the water inlet, to allow the 
cooling water to flow only when the heatsink temperature 
rose above 5o 0 c. 
APPENDIX C 
CIRCUIT DIAGRAMS 
Complete Converter Diagram (Full Bridge configuration) 
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Base Drive Circuit Board Layout 
C - 9 
Computer Circuit Board Layout 
APPENDIX D 
PSPICE PROGRAM LISTINGS 
Base Drive Without Modifications 
* Base Drive Program listing* 
****************************** 
Rl 3 4 50 
R2 6 5 330 
R3 5 11 100 
R4 7 10 390 
RS 10 0 680 
R6 1 8 120 
R7 1 13 120 
R8 12 0 330 
R9 7 0 100 
RlO 1 15 100 
Rll 15 14 560 
Rl2 1 16 .33 
Rl3 17 23 82 
Rl4 17 2 1 
Rl5 1 18 .47 
R16 20 2 . 1 
Cl 4 5 .lu 
C2 7 6 2n2 
CJ 13 0 3n3 
C4 15 14 15n 
Dl 7 7 D1N4148 
D2 8 9 D1N4148 
DJ 12 11 D1N4148 
D4 13 12 D1N4148 
DS 16 18 DlN4148 
D6 23 24 DlN4148 
D7 13 25 D1N4148 
Ql 8 7 1 1 Q2N390-:: 
Q2 10 9 12 12 Q2N3904 
Q3 7 14 0 0 MIRF520 
Q4 15 17 16 16 Q2N3906 
QS 17 18 19 19 Q2N3904 
Q6 17 20 19 19 Q2N39•J6 
Q7 21 24 22 22 Q2N3904 
Q8 22 24 0 0 Q2N3904 
Vl 1 0 DC 6.5 
V2 2 0 DC -4 
VJ 3 0 PULSE(O 6.5 lOu lulu sou lllOu) 
V4 25 0 PULSE(2 6 llu lulu lOOu 300u) 
.Tran 2u 40u 
.Probe 
D - 2 
Model Q2N3904 NPN(Is=6.734f Xti=3 Eg=l.11 Vaf=74.03 
+ Bf=416.4 Ne=l.259 Ise=6.734f Ikf=66.78m Xtb=l.5 Br=.7371 
+ Nc=2 Isc=O Ikr=O Rc=l Cjc=3.638p Mjc=.3085 Vjc=.75 Fc=.5 
+ Cje=4.493p Mje=.2593 Vje=.75 Tr=239.5n Tf=301.2p Itf=.4 
+ Vtf=4 Xtf=2 Rb=lO) 
.Model Q2N3906 PNP(Is=l.41f Xti=3 Eg=l.11 Vaf=18.7 
+ Bf=180.7 Ne=l.5 Ise=O Ikf=80m Xtb=l.5 Br=4.977 Nc=2 
+ Isc=O Ikr=O Rc=2.5 Cjc=9.728p Mjc=.5776 Vjc=.75 Fc=.5 
+ Cje=8.063p Mje=.3677 Vje=.75 Tr=33.42n Tf=179.3p Itf=.4 
+ Vtf=4 Xtf=6 Rb=lO) 
.Model D1N4148 
+ Ibv=O.lp) 
D(Is=O.lp Rs=16 CJ0=2p Tt=12n Bv=lOO 
.Model MIRF520 NM0S(Level=3 Gamma=O Delta=O Eta=O 
+ Theta=O Kappa=O Vmax=O Xj=O Tox=lOOn Uo=600 Phi=.6 
+ Rs=l.624m Kp=20.53u W=.3 L=2u Vto=2.831 Rd=l.031m 
+ Rds=444.4K Cbd=3.229n Pb=.8 Mj=.5 Fc=.5 Cgso=l.027n 
+ Cgdo=0.379n Rg=l3.89 Is=194E-18 N=l Tt=288n) 
.End 
Base Drive with negative protection 
* Base Drive Program with negative protection* 
*********************************************** 
Rl 3 
R2 6 
R3 5 
R4 7 
R5 10 
R6 1 
R7 1 
R8 12 
R9 26 
RlO 1 
Rll 15 
R13 17 
R14 17 
R15 1 
R16 20 
R17 27 
Cl 4 
C2 7 
C3 13 
C4 15 
Dl 7 
D2 8 
D3 12 
D4 13 
D5 16 
D7 13 
DlO 26 
Ql 8 
Q2 10 
M3 26 
Q4 15 
Q5 17 
Q6 17 
SWl 27 
Vl 
V2 
V3 
V4 
1 
27 
3 
28 
4 
5 
11 
10 
0 
8 
13 
0 
2 
15 
14 
23 
2 
18 
2 
0 
5 
6 
0 
14 
7 
9 
11 
12 
18 
0 
7 
7 
9 
14 
17 
18 
20 
2 
0 
0 
0 
0 
.Tran 2u 40u 
.Probe 
50 
330 
100 
390 
680 
120 
120 
330 
100 
100 
1000 
82 
1 
.47 
. 1 
1000 
.lu 
2n2 
3n3 
15n 
D1N4148 
D1N4148 
D1N4148 
D1N4148 
D1N4148 
D1N4148 
D1N750 
1 
12 
2 
16 
19 
19 
28 
1 
12 
2 
16 
19 
19 
0 
DC 6.5 
DC -4 
PULSE(O 
PULSE(? 
Q2N3906 
Q2N3904 
MIRF520 
Q2N3906 
Q2N3904 
Q2N3906 
SWl 
6.5 lOu lulu 50u lllOu) 
0 lulu lu lOOOu lOOOu) 
D - 3 
Model Q2N3904 NPN(Is=6.734f Xti=3 Eg=l.11 Vaf=74.03 
+ Bf=416.4 Ne=l.259 Ise=6.734f Ikf=66.78m Xtb=l.5 Br=.7371 
+ Nc=2 Isc=O Ikr=O Rc=l Cjc=3.638p Mjc=.3085 Vjc=.75 Fc=.5 
+ Cje=4.493p Mje=.2593 Vje=.75 Tr=239.5n Tf=301.2p Itf=.4 
+ Vtf=4 Xtf=2 Rb=lO) 
.Model Q2N3906 PNP(Is=l.41f Xti=3 Eg=l.11 Vaf=18.7 
+ Bf=180.7 Ne=l.5 Ise=O Ikf=80m Xtb=l.5 Br=4.977 Nc=2 
D - 4 
+ Isc=O Ikr=O Rc=2.5 Cjc=9.728p Mjc=.5776 Vjc=.75 Fc=.5 
+ Cje=8.063p Mje=.3677 Vje=.75 Tr=33.42n Tf=l79.3p Itf=.4 
+ Vtf=4 Xtf=6 Rb=lO) 
.Model MIRF520 NM0S(Level=3 Gamma=O Delta=O Eta=O 
+ Theta=O Kappa=O Vmax=O Xj=O Tox=lOOn Uo=600 Phi=.6 
+ Rs=l.624m Kp=20.53u W=.3 L=2u Vto=2.831 Rd=l.03lm 
+ Rds=444.4K Cbd=3.229n Pb=.8 Mj=.5 Fc=.5 Cgso=l.027n 
+ Cgdo=0.379n Rg=l3.89 Is=l94E-18 N=l Tt=288n) 
.Model D1N4l48 
+ Ibv=O.lp) 
.Model D1N750 
D(Is=O.lp Rs=l6 CJ0=2p Tt=l2n Bv=lOO 
D(Is=lu Rs=2 Bv=5.l Ibv=lu) 
.Model SWl VSwitch(Von=4 Voff=J Ron=.l Roff=lMeg) 
.End 
* PWM Generator* 
***************** 
Rl 1 0 lk 
R2 2 0 lk 
RlO 11 12 5 
LlO 12 13 10m 
S10 0 11 1 
Sll 11 10 2 
S12 0 13 2 
S13 13 10 1 
Vl 10 0 DC 10 
V2 1 0 Sin(O 10 
VJ 2 0 Pulse(-5 
.Tran 20U 20m UIC 
.Probe 
50 
5 
D - 5 
PWM Generator 
IC=l. 2 
2 SWl 
1 SWl 
1 SWl 
2 SWl 
333.34u O) 
0 666.67u 666.66u O.Olu 1333.34u) 
.Model SWl vswitch (Von=.1 Voff=-.1 Ron=.001 Roff =100000) 
.End 
D - 6 
DC Component 
* DC Component (Switch closes on negative voltage peak) * 
********************************************************** 
Rl 2 3 .5 
Ll 3 0 10m 
Sl 1 2 10 0 SWl 
Vl 1 0 SIN(O 1 50) 
* 
* Switch Circuit* 
Vsw 10 0 Pulse(O 1 15m .2m lm 1 2) 
RS 10 0 10k 
* 
.MODEL SWl VSWITCH(Ron=.OOlm Roff=lk Von=.5 Voff=.4) 
. TRAN Sm .1 0 lm 
.PROBE 
.END 
* DC Component (Switch closes on zero voltage) * 
************************************************* 
Rl 
Ll 
Sl 
Vl 
* 
2 
3 
1 
1 
3 
0 
2 
0 
.5 
lOm 
10 0 SWl 
SIN(O 1 50) 
* Switch Circuit* 
Vsw 10 O Pulse(O 1 20m .2m lm 1 2) 
RS 10 0 10k 
* 
. 
.MODEL SWl VSWITCH(Ron=.OOlm Roff=lk Von=.5 Voff=.4) 
.TRAN Sm .1 0 lm 
.PROBE 
.END 
APPENDIX E 
COMPUTER PROGRAM LISTING AND FLOW CHARTS 
f,l..;M METRtJt1 
********************************************* 
* ROM BASED PULSE WIDTH MODULATION SOFTWARE* 
* FOR METAL BDX INVERTER * 
* ******************************************* 
* 685(1 AC!/-\ (Serial I/0) 
ACIAS! EDU $EOBO 
,-';Cli-\Dl EDU $E081 
* 
bB:1 F'lA (F',arcel 1 el !/CJ) 
F· IH(,;, EOU iiE10iJ 
P IAi:•E< EC'U $ElO:, 
F-lt--dA EC•U $El[J,:, 
PIA18 EDU $EIS: 
Mb84(:1 registers* 
* --------------- * 
* 
Status Register 
Data Register 
F·ort A 
F'ort B 
F·ort A 
Port B 
*Note: Read and Write to same address 
* access d1ffer·er1t registers. 
* t,Jole 
* 
C(Jr1tr·o1 r·eg1steres of Tl and T3 at same address 
Selected by CR2 bit 0 
* CR: bit I) I) CR3 selected 
CR: bit u = 1 -----. CR! selected 
BASE EDU $f:::~()(l Base ~1ddress M684 -, 
CRT!: E.OU Bt~SE. l•Jr- 1 t e unly 
CRl ;:_• EDLI Bt~SE + 1 l<Jr1 te only 
STATUS Cilll 8A!3E+1 Read only (Status all timers) 
T 1MS8 EDU EiASE+= Write only (buffer) 
T!CNT EDU BASE+: Read only 
, !U,T EDU BA~JE+ 3 Write only 
LSBT! EDU 8ASE+3 Re,ad cm 1 y (buffer) 
T:t1S8 EDU 8ASE+4 Wt-1 te only (buffer) 
,:i=~n EDU BA!:JE+4 Rea.d only 
r:1.;.;T EC!U 8ASE+S Write only 
LSBT: EDU 8ASE+5 Read only (buffer I 
l :MS!; EDU BASE+6 Write only (buffer) 
T301f FDU Br--i:3E+6 h'ea.d only 
T3LAT EC!U BASE+7 Write only 
LS8T3 EDU 8ASE+7 Reci only !buffer) 
ORG $E800 
START 
* SETUP STACf I 
LDS #STAG 
* INITIALISATION* 
I Initialise 6851) ACIA * 
LOA 11$03 
STA ACIAS1 
LOA 
STA 
#/.(H)(l 1 ()()(J 1 
ACIAS1 
• In1t1al1se 6821 PIA* 
I PIA<) t <Primary F'lA) 
LDX IIF'IAOA 
LDA 11$(11:, 
JSR PIASET 
LOX 
LOA 
JSR 
IIF'IAOB 
#400 
PIASET 
Code to reset ACIA 
Reset ACIAO 
B Cllts, no parity, 2 stop bits, /16 
Set mode 
D1g1tal Inputs 
0 --·~- Inputs 
01 g tal Inputs 
0 --> Inputs 
E 2 
* FIA! * <Secondary PIA> 
LDX #F'IA!A Digital Inputs 
0 --- : Inputs LDA #$00 
JSR F·IASET 
LDX #F'IA1B D1g1tal Inputs 
LOA #i'.10001 UOO 
JSR F'JASET 
CL R F'TABS~J 1 
CLR F·T hBSW'.: 
CLR FTABSW, 
CLR F'FRELl 
CLR SFLAG 
J MF· MA Ir,LLJF' 
*TABLES* 
•- -----·--* 
* TABLES OF PULSE WITH INTERVALS 
I THE MOD INDEX VARIES FROM 0.01 TO 2.0 IN STEP OF 0.0:2 
OFT NOL 
rA88AS 
*MOD.Ill *TAB! FCB 
H10D. 03 HA8:: FC8 
*MOD.Cl5 HA83 f°C8 
A<MIJD. 07 HAB4 FC8 
H1DD. 09 HA85 FCB 
*MIJD. 11 *TAB6 FCB 
*I'll JD. 13 *H\B7 FCB 
HlllD.15 *TABB FCB 
*MOD. 17 *TAB9 FCB 
* t•ILlll. 1 9 *ThblO FC8 
>MUfl . .21 * TABl 1 FCB 
t MIJIJ. :::. * H~E< L, f-'C8 
IMOD.'.:5 * fAB 1 3 FCB 
H10D. :27 HAB14 F'CB 
H11JD. 29 * Tt--:iB15 FT8 
H111D. 31 H/~B16 FCB 
*MIJD .. 3,, *TAB17 FCB 
*MDD. 35 *TABlB FCB 
*MUD.37 *fAB19 FCB 
*MIJD.39 *TAB'.:O FCB 
HIDD.41 *lAB21 FCB 
HIIJD. 43 *TAEC2 FCB 
*MIJD.45 * U\B23 FCB 
HIIJD.•17 HAB24 FCB 
*MllD. 1F~ *T/\B25 FCB 
HllJD.51 *TAB:'6 FCB 
Hl[JD. 5:, *Ti\B'.:7 FCB 
>MDD.55 *TAB28 FCB 
H'IDD. 57 *TA82q FCB 
H1LlD.59 *fAB30 FC8 
H1llD.61 *Ti\lCl FCB 
H1lJD.6c, HfiB32 FCE< 
*MlJD.65 *TfiB33 FCB 
*MDD.67 *TAB34 FCE< 
H10D. 69 *TAB)S FC8 
*MDD. 71 HAB36 FCB 
>MDD.73 HAB37 FCB 
*MOD. 75 *TAB38 FCB 
*MDD.77 *1AB39 FCE< 
*MOD.79 *TAB40 FCB 
*MOD. 81 *TA841 FCB 
*MOD.83 *TAB42 FCB 
*MOD. 85 HAB43 FCB 
*MIJD.87 *TAB44 FCB 
*MIJD.89 *TAB45 FCB 
*MDD.91 HAB46 FCB 
*MlJD.93 •TAB47 FC8 
*MOD.'i'5 *TA848 FCB 
*MOD. 97 * TA849 FCB 
*MllD.99 *TAB50 FCB 
*MDD1.0l*TA851 FCB 
*Ml1D1.03*TAB52 FCB 
*MOD1.(l5*TAfl53 FC8 
*MOD!. (17*TAB54 FCB 
*MOD!. 09*1AB55 FC8 
*MOD1.ll*TA856 FCB 
*M0Dl.13*TAB57 FCB 
*MOD1.15*TAB5B FC8 
H10Dl. 17*TAB59 FCB 
H1LlD1. l'i>*TA860 FCB 
*MIJDl. 21 HAB61 FCB 
*MIJD1. 2"',*TAE<62 FCB 
*MDD1.'.:5>TA863 FCB 
*MIJD!.'.:7*TAB64 FCB 
*MIJDl. '.:9HAB65 F°C8 
H1IJD1. 31 *TAB66 FCB 
*MDD1.33*TA867 FCB 
*MllD 1. 35t TAE<6El FCE< 
*MIJD 1. ~7 * I /\l•l,'I FCB 
*MOlJl. :.9* TAEl70 FC:8 
*MfJD!. 41 * fi•B71 FC8 
1 ::o. 1 ::o, 119, 121, 119, 1 :21, 119, 1 :21, 119, 121, 119, 1 :21, 119, 12,), 1 ::o, 0 
120,121.118, 1::::. 117, 12: .• 116, 1'.:4, 116, 1:23, 117, 1::::, 118,121,120, 0 
119, 122, 11 7, 1 '.:4, 115, 125, 114. 126, 114, 125, 115, 124, 11 7, 1 :22, 119, 0 
119, 1 :23, 116, 126, 11 3, 1 :28, 11 '.:, 128, 11 '.:, 1 :28, 11 3, 1 :26, 116, 1 ::3, 119, 0 
119, 1 :;3, 115, 127, 111, 1 30, 109, 1 :.1 , 1 oc,, 130, 111, 127, 115, L,.3, 119, u 
119, 1::4, 113,129,109,132, 1<)7, 133,107, 13::, 109,129,113, 1::4, 11'i',O 
11B, 125, 11:, 130,107.134, 105. 135. 105. 134. 107. 130. 11'.2, 1:25. 118, 0 
118, 1 ::6, 111, 132, 106, 136, l(C, 1 38, 102, 136, 106, l 3::, 111, 126, 118, 0 
118.126, 11<.•, 134,104,139,100,140,100, 13c,, 104,134,110, l26, 118,0 
118, 127, 109, 1 35, 102, 141, 98, 14 3, 98, 141, 102, 1 35, 109, 1 ::7, 11 B, 0 
11 7. 128, 107. 137. 100, 14 3. 95. 145. 95. 143. 100. 137, 108. 1 :28, 11 7, 0 
117,1::9,106,J:'.8, 98,145, 93,147, 93,145, 98,138,106,129,117,0 
117,129,105,140, 96,147, 91,150, "1,147, 96,140,105,129,117,0 
117,130,104,142, 94,149, 88,152, 88,149, 94,142,104,130,117,0 
116,131.103,143, 92,152, 86,154, 86,152, 92,143,103,131,117,0 
116.132.10:~.145. 90.154. 84,157, 84.154. 90,145,10:,132,116,0 
116,132,101), 146, 88,156, 81,159, 81,156, 88,146,100, l 32, 116,CI 
116,133, 99,148, 86,158, 79,162, 79,158, 86,148, 99,133,116,0 
116,134, C,8,150, 84,160, 77,164, 77,160, 84,150, 98,134,116.0 
115,135, 97,151, 82,16::, 74,166, 74,16::, 8::.151, 97,135,115,o 
115.135, 96.,153. 80,165. 7~.169. 7:.165. 80.15~., 96,135,115.U 
115,136, 'i>4,J54, 78,167, 70,171. 70,167, 78,154, 94,136,115,0 
115,137, 93,156, 76,169, 67,173, 67,169, 76,156, 93,137,115,,·, 
114,138, •;,::,l.58, 75,171, 65,176, 65,171. 75,158, 92,138,114,(, 
114,13,8, 91,159, 73,173, 63,178, 63,173, 73,159, 91.138,114,0 
114.139, 90,161, 71,175, 60,18(1, 60,175, 71,161. 'i'0,139,114,0 
114,140, BB,162, 69,178, 58,183, 58,177, 69,162, 89,140,114,u 
114,141. 87,164, 67,180, 56,185, 56,180, 67,164, 87,141,114,0 
113,141, 86,166, 65,lB::. 53,187, 53,182, 65,166, 86,141,113,,) 
11-:,142, B5,167, 6:S,184, 51,190, 51,184, 63,167, 85,142,113,0 
113,143, 84,169, 61,186, 48,192, 48,186, 61.169, 84,143,113,(l 
113,144, 83,170, 59,188, 46,195, 46,188, 59,170, 83,144,113,0 
11:2,145, 81,172, 57,190, 44,197, 44,190, 57,172, 81,144,112,0 
11:2,145, 80,174, 55,193, 41,199, 41,193, 55,174, 80,145,11'.:,0 
112,146, 79,175. 53,195, :.9.-:202. 39.195. 53,175. 79.146,11.'2,u 
11:2,147, 78,177, 51.197, 37,204, 37,197, 51,177, 78,147,112,0 
112,148, 77,178, 49,199, 34,:206, :,4,199, 49,178, 77,148,112,0 
111,148, 75,180, 47,:201, 32,209, 32,:201, 47,180, 76,148,111,0 
111,149, 74,182, 45,::o.3, 30,::11, ,.0.203, 45,182, 74,149,111,0 
111.150, 73.183. 43.205. 27,213, 27,'.205. 44,183, 7.3,150,111,0 
111,151, 72,185, 41.'.208, :5,:215, .'25.::os. 42,185. 72.151,111,0 
110, 1s2, 71, 1s7, 40, ~10, 23, ::1s. 23, ::10, 40,186. 11, 1s1, 111, o 
110,15:2, 69,188, 38,:212, 20,::::0. 20,::12, 38,188, 70,152,110,0 
110.15::, 68.190, 36,214, 1s,:::::, 1s,::14, 36,190, 68,153,110,0 
110,154, 67,191. 34,:216, 16,:225, 16,:216, 34,191. 67,154,110,1) 
110,155, 66.193. 32,'.218, 13,:::?. 13,'.:18, 32,193. 66,155,110,0 
109,1~5. 65.195. :;0 • .:20. 11,229, 11,:2:0, .30,195, 65,155,110,0 
109,156, 64,196, 28,'.:'.:3, 8,232, 9,:222, '.:8,196, 64,156,109,0 
109,157, 6'.:,198, 26,225, 6,:234, 6,::25, 26,198, 62,157,109,0 
109,158, 61,199, '.:4,227, 4,:236, 4,:227, 24,199, 61.158,109,0 
109,159, 60,201, 22.229. 1,:::,9. 1.::::9. 22,::01, 60,159,109,() 
108,159, 
108, 160, 
1013, 161, 
108,162, 
108,163, 
107, 164, 
107. 164, 
107. 165. 
107,166, 
107,167, 
106,168, 
106,168, 
11)6, 169, 
106,170, 
106, 1 71. 
1()5 .. 172, 
105. 17:.. 
1U5. 17:0. 
tu5 .. 174. 
105, 175. 
59, .:o::;, :o. ::so, 
58,:2(14, 18.250, 
56,'.206, 16,250. 
55.208. 14.250. 
54, 209, 1 ~. 250, 
53,211, 10.250. 
52,:21'.2, B.'.250. 
50. : 14. 6. 25(1' 
49.:16. 4,250. 
48,:217, 3,:250, 
47,.:219. 1.250. 
46 .. :so. 1. 250, 
44, :so. 1 • .:so. 
43 .. :250. 1,'.250 .. 
42.'.250. 1,250. 
41 . .25(1. 1 . :so. 
40. ::.:so. 1, '.25(1. 
~8. '.25(i. 1 .. 250. 
37 .. ~5(1. 1. :so, 
36 .. :25().. 1. :so. 
1,250. 
1, :so, 
1. :so. 
1, :so. 
1, :so, 
1,:so, 
1, :so. 
1. :-so. 
1,:so. 
1,:so. 
1. :so, 
1.:so. 
1. 25(1. 
1.:2so. 
1. :so, 
1.:so. 
1.::so, 
1. :s 
1, 199, 
1. 201, 
1, '.203, 
1. 205. 
1,207, 
1,208, 
1. 210. 
1.::12. 
1, :214, 
1,216, 
1.:17. 
1, :so. 
1.250. 
1, :so. 
1. :250. 
1. 25(1. 
1, :::so. 
1.~so. 
1. :::so. 
1 • .250. 
2c,.::03. 59,159.109,o 
18, :204, 58,160, 108,0 
16,206, 57. 161,108.0 
14 . .:(l7, 55.162,108 .. 0 
1:,:,)9, 54,163,108,1) 
10, :11. 53,163.108. 0 
s.::1:. s2,164,107,o 
7 . .'214. 51 .. 165, 107,U 
s. :216. 49.166.107, 0 
3,217, 48,167, 107,0 
1.219, 47,167,107,0 
1,155. 46.168, 106,.(1 
1.157, 45,169,106,0 
1,158, 43,170,106,0 
1,159, 42,171, 106,0 
1,160, 41,17::,106,1_1 
1.161. 40.172,105.0 
1,162, 39,173,105,(1 
1,163, 37,174,105.0 
1. 165. 36. 175.105. 0 
*MUD!. 43*TAEl7:C FCB 
H10D1. 45* TAB73 FCB 
*MODl. 47HAB7•+ FCB 
H10D 1. 49 *1 AB75 FCB 
*MOD!.:,!* fA876 FCB 
•MlJ!ll. 5:.,H\877 FCE< 
*MOD! .55HA878 fCB 
H1ll!Jl .:S7*TA879 FCB 
H10D 1. 59'1 T/1880 FCB 
*MIJDl. bl *l /,PB! FCB 
H1Cllll. t,3*T1\88: FCB 
>MUD1.b5*TA883 FCB 
H1DD!. 67tTAE<[44 FCB 
*MOD1.69*TAB85 FCB 
:tMODl. 71 t l AE<86 FCB 
H11J[il. 73HAB87 f.'CB 
*MDD!. 75H/1888 f'CB 
*MODl. 77*1/11389 f'CB 
* MtJD 1 . 79 t fr,8 1,'(> FCB 
•MOD1.dl*Th891 FCB 
* (1[JI) 1 • 83 t T/;892 FC:B 
H1tJD 1 • 85 * TA893 FCB 
* MOD 1 • 87 t TA8'!4 FCB 
*MODI. 89* I ,1EN5 FCB 
*MODI. 91 *T,;[<96 FCB 
IMODl. ·;,:.*H\897 FCB 
*MDD1.95*TA896 FCB 
•MtJDl. 97* T!-\f.!q9 FCB 
*MOD1.S9*1AB!(,C, FCB 
tJ~·T LIS 
SU8fi[ilJ I lt·HC:S * 
104, 176, 
104,177, 
104,178, 
104. 178, 
104,179, 
1(14. 180. 
10::., !Bl, 
10:: .• 18'.:, 
103, 18::',, 
1(>3, 184, 
10:: .• 184, 
102. 185, 
1(1'.:, 186, 
10::. 187, 
10::. 188, 
10:. 189, 
101, 19(), 
101. 190, 
101,191, 
1Ul, 19:C, 
101,193, 
101.194, 
100. 195. 
100. 196. 
100,197, 
10(1, 198, 
10(1, 196, 
100. 199. 
99. ~·01, 
35,'.250. 
34.250. 
32,::50, 
31, :250. 
30. '.250. 
=:9,.'250. 
'28. '.250, 
::6. 250. 
.:s.=:so, 
24.'.::50. 
2:,. :so. 
~1,.'25(). 
:o. '.250. 
19.25U, 
18.:250, 
17. =:so. 
15.250. 
1 ~.!., ~5 1). 
1.'2.~50. 
10.~50. 
9,:.:so. 
a.=:so. 
7.=:so. 
6 . .250. 
4. :so. 
3.'250. 
: .. :=:so. 
1. ::so. 
1. '.250, 
1,250. 
1,250, 
1, '.250, 
1, :so, 
1.250. 
1,250, 
1,250. 
1. :so, 
1.:so .. 
1, '.250, 
1,250, 
1.'250. 
1,:su, 
1, '.250, 
1,::so, 
1,.:su, 
1.:=so. 
1. :so, 
1,.:so. 
1 . .:so. 
1 • .:so. 
1 • .:so. 
1. '.250, 
1. '250, 
1,250. 
1,250, 
1 • .:so. 
1. '.250, 
1,250, 
1, '.250. 
1. 250, 
1,:.:so, 
1,250, 
1.::so. 
1.,'.250. 
1 • .:so, 
1. :so, 
1, '.250. 
1,250, 
1,250, 
1, .:so, 
1,250. 
1 • .:so, 
1,250. 
1.250, 
1. 250. 
1. '.250, 
1,250. 
1. '.250. 
1, '.250, 
1. ::so, 
1.::so. 
1,250, 
1, :so. 
1, '.250. 
1. ::so. 
1 • .:so. 
1, '.250, 
1,250, 
1,250. 
1,250, 
1,:so. 
1,:250, 
1, :250, 
1,.:so. 
1.250, 
1,'.250, 
1, '.2.50. 
1,:250. 
1,250, 
1, '.250, 
1 • .'250. 
1,.'250. 
1,'250. 
1. 250, 
1,250, 
1. 250. 
1, '.250. 
1,::so. 
1, .:so. 
1,.250. 
1,250, 
1, '.250, 
1,'.250, 
1.::so. 
1, .:so, 
* ,_urJ\!l:Rl F·Ht~I c.D BCD II', A TO BINARY IN 8 
* 
5CJJ::Bir, 
TFR 
;C,NIJE< 
STB 
LSRA 
L '.3FA 
L SF·A 
LSF~:h 
LOP 
c1Ul_ 
Hi'iDB 
RTS 
F' 1 t---i·s3t:: r 
LLR 
STA 
L [,f; 
ST8 
RTS 
DUTCH 1-·SHS 
OU1l .. E: LD(4 
ANDA 
BED 
F'ULS 
SH4 
RTS 
* 
A.B 
#$<IF 
TEl'1F' 
#lu 
TEMF' 
ACIAS1 
#$(1::C 
OUT LE< 
A 
ACH,Dl 
MASf, HIGH NIBBLE 
STORE IT 
;.;DD TD A 
Select DDR 
Specify Ins ((II or ours 111 
Select Data Reg 
C~1aracter to stac~ 
Poll ACIA status reg 
Test bit 
Not ready - wait 
Retrive from stac~~ 
Write to data reg 
Return to caller 
* CONVERT 16 BIT VALUE IND TO ASCII DECIMAL STRING 
* X - F'OINTER TO BUFFER. 
* D - CONTAINS VALUE. 
* 
8 It-.JASCD 
STX TEMF·! 
HIX 
INX 
INX 
nix 
STD DVDr, 
LDA #10 
STA D'vSR 
DI 'JLUF· STX TEMF'C 
JSF: W,SPD 
LDX TEMPC 
LOA RMNDR 
{>DDA #'1>30 
STA (l • X 
DEX 
C'F' X 1EMF'1 
BGE D!Vl.UP 
LDX 1EMF'1 
HIX 
INX 
nix 
Itl X 
rnx 
F,, T :; 
SAVE OUTF'UT BUFFER F'OINTER 
STORE VALUE :JR 
GET DIVISOR 
STORE AS DIVISOR 
SAVE FOR DIVIDE 
DIVIDE BY 10 
RESTORE X 
GET REMAINDER 
ADD ASCII '<!AS 
STORE CHARACTER 
F'OHH TO NEXT 
TEST FOR DONE 
CONTINUE IF NOT 
RETRIEVE INDEX 
F·lJirH TO LAST+l 
FETURN TD CALLER 
DIVIDE 
DONE 
1, 166, 
1,167, 
1, 168, 
1, 169, 
1,170, 
1,171, 
1, 172, 
1, 173, 
1,174, 
1, 176, 
1,177, 
1. 1 78, 
1,179, 
1,180, 
1,181, 
1, 18::C, 
1, 18::-.• 
1,184, 
1,185, 
1.186, 
1,187, 
1, 188, 
1,189, 
1,190, 
1.191, 
1, 19::C, 
1. 193, 
1,194, 
1, 195, 
E 3 
35. 176,105.0 
34, 1 77, 104, 0 
33, 1 77, 1 04, 0 
31,178,104,0 
30.179.104,0 
29.180, 104,0 
28,181,104, 0 
::C7, 18'.:, 103,0 
25. 182. 10~3, 0 
24,183,103,0 
23,184, 103,0 
22, 185.103,0 
:20. 186. 10:::. 0 
19,187,10::C,0 
18,188.102, 0 
1 7, l 88, 1 o:, 0 
16.189, 102,0 
14,190, 10:. 0 
13,191,101,0 
12, 192, l 01 , 0 
11, 193, 101. 0 
9,194,1(11.(1 
8 1 195, 101, 0 
7,196,101, U 
6, 1 '96, 100, 0 
5. 197,100.0 
3,198,100,0 
2,199, 1()0. 0 
1,:200, 100, (l 
UNSIGNED SINGLE PRECISION DIVIDE 
UNSPD CLR 
LDX 
BRA 
UDIVLUP LDA 
SUBA 
BPL 
DSTART CLC 
BRA 
NRESf STA 
SEC 
MERGQ ROL 
ROL 
DEX 
BEQ 
ROL 
BRA 
DRTN RTS 
MAINLUP 
LDA 
STA 
* READ CLOG. 
LOA 
COMA 
ANDA 
CMPA 
BHS 
LDA 
FSTOR! 
INCA 
STA 
CMPA 
BEQ 
STA 
CLR 
TABTST 
RMNDR CLEAR REMAINDER 
1117 SETUP COUNT 
DSTART START 
RMNDR GET CURRENT 
DVSR SUBTRACT 
NREST GO IF NO RESTORE 
CLEAR CARRY 
MERGQ GO TO SET Q 
RMNDR NEW PARTIAL Q 
SET C FOR Q=l 
DVDN+l MERGE Q 
DVDN 
DECREMENT COUNT 
DRTN RETURN IF DONE 
RMNDR SHIFT BIT 
UDIVLUP CONTINUE 
RETURN TO CALLER 
************* 
* MAIN LOOP * 
************* 
#$FF SET SWITCH FLAG 
SvJFLAG 
FREQENCY THUMBWHEEL SWITCH* 
PIA!B Get switch value 
#$U7 
#$01 
FSTOR! 
#$01 
FREQ 
F'FREQ 
TABTSf 
F'FREQ 
SWFLAG 
Invert bits 
MASf IT 
IS IT LESS THAN J? 
No - Just store 1t 
YES - SET IT TO 1 
ADD ONE 
Store 1t 
SAME AS PREVIOUS 
YES - TEST OTHER SWITCHES 
STORE AS PREVIOUS 
INDICATE CHANGE 
* READ TABLE THUMB WHEEL SWITCHES & STORE TABLE POINTERS* 
SWTST2 
SWTST3 
TESTFLG 
LDA PIAOA Read switch 1 
COMA 
JSF: 
STB 
LOA 
COMA 
JSR 
STB 
LOA 
COMA 
JSR 
STB 
LDA 
CMPA 
BEQ 
STA 
CLR 
LOA 
CMPA 
BEQ 
STA 
CLR 
LDA 
CMPA 
BED 
STA 
CLR 
TST 
LBNE 
BCD2BIN 
TABSWl 
F'IAOB 
BCD2BIM 
TABSW.2 
F'IA!A 
BCD2BIN 
TABSW3 
TABSWl 
PTABSWl 
SWTST'.2 
PTABSWl 
SWFLAG 
TABSW2 
PTABSW2 
SWTST3 
PTABSW2 
SWFLAG 
TABSW3 
PTABSW3 
TESTFLG 
F'TABSW3 
SWFLAG 
SWFLAG 
CONTIN 
Invert bits 
Convert to binary 
Store it 
Read switch 2 
Invert bits 
Convert to binary 
Store 1t 
Read switch 3 
Invert bits 
Convert to binary 
Store it 
GET SWITCH 
SAME AS PREVIOUS 
YES - CHECK NEXT 
SAVE AS PREVIOUS 
INDICATE CHANGE 
GET SWITCH 2 
SAME AS PREVIOUS 
YES - TEST NEXT 
STORE AS PREVIOUS 
INDICATE CHANGE 
GET SWITCH 3 
SAME AS PREVIOUS 
YES - CHECK FOR ANY CAHNGES 
SAVE AS PREVIOUS 
INDICATE CHANGE 
ANY CHANGES"> 
* SET fABLE POINfER TO TABLE SELECTED BY SWITCH 1 * 
LDB TABSWl Get switch value 
E - 4 
LOA 
MUL 
#$10 Get multiplier - table entry length 
Form offset 
ADDO #TABBAS Add table base 
TFR D.X Get result into X 
* COPY ro TEMPTAB1 * 
LDY 
TAB1LLIP 
LDA 
CMF'A 
BNL 
LDD 
s r ti 
l:if,J1 
MUl_ I 
LDl< 
11Ul_ 
SID 
[ihr~ 
#TH1F'TA81 
(J,X+ yet value 
#G End of table7 
MLIL f 
#() 
o. '{ 
SLTTAB2 
FRC:Q 
(1, '{+ + 
I AE< 1 L.UF' 
Store table terminator 
Get fr-equency 
Store value 
Loop unt11 d1Jne 
* SET TABLE POINTER TO TABLE SELECTED BY SWITCH 2 
'.3E fTt1U~ 
Get switch valLte 
E 5 
LDf_1 
LLJ,:1 
MIil_ 
,';[Jl)lJ 
lPf.: 
TH8Sl•J::' 
#$1() Get mLllt1pl1er - table entry length 
For-m offset 
#TABBAS 
D, X 
* COPY 10 TEMPTAB2 * 
LDY #TLMPTAB2 
TA82l.LW 
LLJ,-'l (J, X+ get 
CM~"·f:; #0 
l<I IE MULTI 
L[J[1 #(l 
SID o. { 
BRP, SE: f TAB-~ 
MUL_ r 1 
L[J[I FREcLl 
Ml IL_ 
·sro <i. '(++ 
BF;,:..:, I ;C;B2LLJF' 
Add tdble base 
Get result into X 
value 
End of table': 
Store table term1nat.or 
Get trequency 
Store value 
Loop until done 
I SL[ TABLE IDINILf.: ro lABLE SELECTED BY SWITCH - * 
St_ I I i"1H ~. 
L llli 
L_U~1 
i'll 11 
r-1LJDD 
11-f. 
r ~'ltisw=-. 
#$1 (J 
#TA8Dr1s 
I)• X 
, COPY ro rEMPTA83 * 
I. D'f IITCMF'TAB3 
I 1-,8 ~L UF' 
LD~, O,X+ get value 
U1F'A tt-(l 
8/,/l_ Ml IL T2 
L_DD fFU 
SI LJ o. r' 
BF,H OU rREQ 
MULT.2 
LDB FREQ 
MIJl. 
STD u. '(-++ 
8t~A TAECI.LIF' 
* CHECf FCIR DI.IT F'LJT REQUEST * 
OUll<EQ 
TRYNXT 
l.DA 
f)~WH 
L81JE 
LDA 
ANDA 
CMF'E< 
Bt!E 
LDD 
STD 
E<RA 
CMF'B 
LBNE 
* OUTPUT DATA 
* Sl-JITCH 1 It, 
L.DA 
LSf~A 
LSRA 
L~lf~H 
L St-.:r-4 
;";JiDr~ 
,JSR 
LDA 
JSf~ 
Lll/\ 
{~NOA 
~H)IlP, 
,J'.:)f"( 
L II/a 
JSf,: 
ACIP\51 
11$01 
CONf!N 
ACir;Dl 
#$7F 
#'~23 
Tf; Yt<XT 
#() 
CANCNf 
crnH IN 
11$4(1 
CONT IN 
llN SERIAL PORT 
A!;CJ I FOl<MAT * 
F'lAIJA 
#$.-:.u 
LJUTCH 
OIJfCH 
F' IPH i;.:, 
H·iuF 
#$ ~(_) 
IJI I TCI l 
[JU I C:H 
* 
Get switch value 
Get rnLtlt1pl1er - table er1try ler1Qth 
Form offset 
Add tc1ble base 
Get result into 
End of table':' 
Store table terminator 
Get frequency 
Store value 
Loop until done 
Chee~. for character 
No character available 
Get the character 
Strip parity 
Is it a '#'"' 
No - try next value 
Reset can count 
Is i t an · ,i) • ? 
Read switch 1 (tens digit) 
Shift 1t right 
Add ascii bias 
Output it 
Get comma 
Output it 
Read switch (units digit) 
Masf it 
Add dsci1 bias 
Uutput it 
Get comma 
Output it 
* t;Wl ILH -" 1N At;L11 ~UkMAI * 
LOA PIAOB Read switch 1 (tens digit) 
LSRA Shift it r-ight 
LSRA 
LSRA 
LSRA 
ADDA #$30 Add asc1i bias 
JSR DUTCH Output it 
LOA Get comma 
JSR DUTCH Output it 
LOA PIAOB Read switch 1 (units digit) 
ANDA #$OF Mask it 
ADDA #$30 Add asc11 bias 
JSR DUTCH Output it 
LOA Get comma 
JSR DUTCH Output it 
* 
SWITCH 3 IN ASCII FORMAT 
* LOA F'IA1A Read switch 1 (tens digit) 
LSRA Shi ft it r-i ght 
LSRA 
LSRA 
LSRA 
ADDA #$3(1 Add asc11 bias 
JSR DUTCH Output it 
LOA Get comma 
JSR DUTCH Output it 
LOA PIA1A Read switch 1 (units digit) 
ANDA #$OF Mask it 
ADDA #$30 Add aSCll bias 
JSR DUTCH Output it 
LOA Get comma 
JSR DUTCH Output it 
* OUTPUT FREDUENCY SWITCH IN ASCII FORMAT 
LOA PIAlB Read switch 1 (tens digit) 
ANDA #$OF Mask it 
ADDA #$30 Add asc11 bias 
JSR DUTCH Output it 
LOA Get comma 
JSR DUTCH Output it 
* OUTF·UT CAN COUNT IN ASCII FORMAT * 
LOX #ACANCNT POINT TO STRING 
LDD CANCNT GET VALUE 
JSR BINASCD CONVERT BINARY TD ASCII DECIMAL 
LOA #0 
STA STERM 
LOX #ACANCNT 
OUTSTR LOA o,x 
CMPA #0 
BEQ OUTCR 
JSR DUTCH 
mx 
JMF' OUTSTR 
* OUTPUT CARRIAGE RETURN* 
DUTCR 
LOA #$00 
JSR DUTCH 
CONTIN 
CLR FFLDP 
LOA 112 
STA ITABOFF 
LOA #$FF 
STA SWITCH 
TSTINF' 
LOA P!AlB 
ANDA #$7(1 
LSRA 
LSRA 
LSRA 
LSRA 
GET TERM I NATER 
STORE STRING TERM I NATER 
POINT TD STRING 
GET CHARACTER 
END OF STRING':' 
YES 
OUTPUT CHARACTER 
BUMP POINTER 
OUTPUT NEXT CHARACTER 
Get carriage return 
Output it 
CLEAR TIMER FLIP-FLOP 
INDICATE INTERRUPTS NOT RUNNING 
GET INPUTS 
CLEAR HIGH BIT 
SHIFT TO LOWER BITS O, 1, 2. 
*==========================================================* 
CMPA #$07 ARE THEY ALL SET TO HIGH? 
BED CLEAR CLEAR THE OUPUTS & TIMERS. 
CMPA #$1)1) ARE THEY ALL SET TO LOW', 
BED CLEAR CLEAR THE OUPUTS !, TIMERS. 
CMPA #$01 IF YES, WE ARE AT THE START AND 
BED SETT! WILL SET THE POINTER TO TABLE 1. 
CMF'A 11$02 IF YES, WE ARE IN THE MIDDLE AND 
BED SETT2 WILL SET POINTER TO TABLE 2 .. 
CMF'A 11$04 IF YES WE ARE AT THE END AND WE 
BED SETT3 WILL SET F'OINTER TO TABLE -.:,, 
BRA TSTINF' LEAVE IN PREVIOUS STATE. 
*----=-===================================================~• 
E 6 
WE 
WE 
LLLt11\ 
* DISABLE TIMERS & CLEAR OUTPUTS* 
* Cl.e,;,r CRT! (shar·ed CRT::::J bit O * 
LOA 
STA 
LOA 
#$1)(1 
PIAIB 
#'i'-00000001 
Sets both PWM outputs to zero 
BIT O = 1 selects CRT! 
STA CRT'.:' 
S1A CRT13 
* 
BUMP CArl COUNTER 
* INC CANCNT 
SEI 
JMF· MAINLUP 
c,ETT 1 
* 
SET F'O!NTERS TO TABLE I * 
l. DX #TEMF'TA81 
STX ITA88AS 
flt,:(.; ONOFF 
SETT2 
* SET POirHERS TO TABLE FOR 
LDX #TEMF·TAB2 
STX !!ABBAS 
8F:i\ Dr<DFF 
SETT3, 
* SET f''OINTERS TO TABLE FOR 
LDX #TEMF·TA83 
STX ITA88AS 
Qr.JOFF 
rsr SWITCH 
BED TSTINP 
CLfi SWITCH 
* 684() In1t12l12at1on * 
* ------------------- * 
when stored in CRT2 
Bit O = 1 disables all 
Disable interrupts 
Process next can 
PHASE ~ * 
PHASE 7 * -· 
SYSTEM IS RUNNING 
START SYSTEM RUNNING 
* T1 mer· - One-shot mode - Cl .c:! e,: E 
* T1 mer- " 
* T1 mer· ...... 
One·-5hot mode 
t~ut used 
Clock e>: E 
* Disable all timers while presetting* 
* i.e. Clear CRT! (shared CRT3) bit (l * 
l.DA #i:uooooou 1 BIT 0 = 1 selects CRT! 
ST{~ CRT2 when stored in CRT2 
STA cm 1:::: Bit (I = I disables all 
* Load T1 iner Latches * 
LOX ITABBAS Get table base 
LOY O. X First value from slow 
STY TIMSB Loads 16 bit Tl latch 
rr.Jc ITABOFF 8UMF' POINTER 
me I TA8UFF BUMF' POINTER 
* Set Timer- modes* 
, Select CR timer 0 1.e Clear B1t (l 1n CRT2 * 
* !Note: CRl and CR3 share an address * 
* LDA #i'.OOOOOOuu 
start table 
CLR 
STA 
A 
CRT2 CRT3 selected in shared address 
Tinier 3 first - Not L1sed * 
(l Enable prescaler (di V 8) 
(l Enable e:-: ternal cloch < 150 baud) 
* 80 
* E<l 
* 82 
* 83 
* 84 
* 85 
0 Normal 16 bit collnt mode 
B6 
* 87 
(l 
0 
LDA 
STA 
One shot mode 
JRQ flag disabled 
Timer outp1.tt enabled 
#% 1 () 1 (l(l(H)(l 
CR Tl"'., 
Functions above 
CR3 selected above 
* Timer· : second - (Pulse output) * 
E 7 
* BU Allows CRTl to be selected 
* 81 En,,ble 1 nternal cl ocl (ex E> 
n::: t) Normal 16 bit count mode 
* 83 0 
84 ,-, One shot mode 
* B5 
* 86 ,-, IRQ f I ag disabled 
* 87 ,-, T11ner- output disabled 
l.DI~ #i'.O<J100u11 Functions above 
STA CRT'.:: 
* T1 mer- 1 third - (F'ulse output) * 
* BO (> Enable al 1 timers 
* 
Bl Er,ab 1 e internal clock (e:·: E> 
* 8::' 0 Norm,:<.1 16 bit count mode 
* 
w:; () 
* B4 0 ; One shot mode 
* [~!:, 
* B6 IRQ f I ag enabled 
* E<7 Timer outp1..-'.t: enabled 
LDA 
STA 
#i~1 l 1U()()l{J 
CRT13 
Functions above 
selected above 
-~ T 11ner- now 1 n 1 t 1 al 1 sed 
CLI Clear mask at start 
.JMF· TST INF· 
************************************ 
* I N T E R R U P T H A N D L E R * 
************************************ 
IrHRn, 
* c· J T I NT E.RF,I.IPT HANDLER t 
•-----------------------* 
* ITABBAS HAS CURRENT TABLE BASE* 
* ITABOFF - HAS CURRENT OFFSET * 
* SETUP POINTERS* 
LDX 
LD8 
L DY 
1 rABBAS 
ITABOFF 
B,X 
Get table base 
Get table offset 
Get value 
* TEST FCJfi D·ID Uf' TABLE * 
CM~·y #(J 
Br,E SETVAL 
* lc:ND •JF l ..\f/LE RESET TO BEGINNING * 
LDA #(J 
SlA ITABOFF Reset offset value 
BRA INTRH, Get ne:<t value 
SETVAL 
* WHICH TIMER CAUSED INTERRUPT~* 
TST FFLDP 
BNE TIM'.::INT 
* TIMER 1 CAUSED INTERRUPT* 
TIM1INT 
* 
SET OUTFUT HIGH 
* TST SFLAG 
BNE NOLD 
LDA #$00 
STA F'IAIB 
STA F'IA1B 
STA F'IA!B 
STA F'!AIB 
SfA PIAIB 
NOLD 
CLR SFL..\G 
LDA #$80 
STA PIA1B 
Timer 4 caused interrupt 
D1sabl~ all timers while presetting* 
* 1.e. Clear, CRT1 (shared CRT::) bit O * 
* Load 
LOA #i'..UOOO(JOU 1 
ST,; CF:T'.:: 
STA CRT!:. 
T1 mer 
STY 
LatcJ1es * 
T:MS8 
BIT O • 1 selects CRT! 
when stored 1n CRT2 
Bit()• 1 disables all 
Loads 16 bit T2 latch 
E 8 
* Set Timer modes* 
* Select CR timer 3 i.e Clear Bit O in CRT2 * 
* <Note: CRl and CR3 share an address * 
* LDA #%0(1(>00(100 
CLR A 
STA CRT:2 CRT3 selected in shared address 
* Timer 3 fir·st - <Not used) * 
* 
80 () Enable pr-escaler (di V 8) 
* 
81 <) Enable e}-~ternal clock < 150 baud) 
* 
82 c) Normal 16 bit count mode 
* 
B3 0 
* 84 0 One shot mode 
* 
85 
* 
86 0 IRO flag disabled 
* 87 Timer output enabled 
LOA #'%1010000(1 FL1nctions above 
STA CRT13 CR3 selected above 
* 
Timer : second - <Pu! se output) * 
* CR2 has unique address * 
* 
80 Allows CRT1 to be selected 
* 
81 Enable internal clock (ex El 
* 
82 0 Normal 16 bit count mode 
* 
83 () 
* 
84 (l One shot mode 
* 
85 
* 86 IRO f I ag enabled 
* 
87 Timer output enabled 
LOA 11%11100011 Functions above 
STA CRT2 
* 
Timer 1 third - (Pu! se output l 
* 
* 
BO () Enable all timers 
* 
81 Enable internal clock (e:; E) 
* 
82 0 Normal 16 bit count mode 
* 
83 () 
* 
84 () } One shot mode 
* 
85 
* 
86 (l IRQ flag disabled 
* 
87 (l Timer output disabled 
LOA #'l.00100010 Functions above 
STA CRT13 selected above 
LOA ll!l>FF 
STA FFLOP Toggle flip-flop 
* Timer now in1t1alised * INC ITABOFF Bump pointer 
INC ITABOFF Bump pointer 
* Check next value * LOX ITA88AS Get table base 
LOB ITABOFF Get table offset 
LOY 8,X Get value 
CMPY 110 End of table? 
BED INTEX! Yes - just e,-:1 t 
CMPY ll$0A Is value < 10? 
BHS INTEX! No - just exit 
INC ITABOFF Skip 
INC ITABOFF this value 
LOA #$FF 
STA SFLAG 
CLR FFLOP Use same timer 
INTEX1 
RTI 
* 
TIMER 2 CAUSED INTERRUPT 
* TIM2INT 
* SET OUTPUT LOW * TST SFLAG 
BNE NOL01 
LOA #$CH) 
STA PIA18 
STA F'IA!B 
STA PIA18 
STA F'IA18 
STA PIA18 
STA F'IA!B 
NOLD! 
CLR SFLAG 
LOA #i'.00001 ()()(l 
STA F'IA18 
E 9 
* Timer - Pulse output - Clock e:: E 
* Timer 2 - Pulse output - Clock ex E 
*Timer~ Not used 
* Disable all timers while presetting* 
* 1.e. Clear CRT! (shared CRT3) bit O * 
LOA #/.0UU00001 E<IT (I 1 selects CRT! 
STA CRT2 when stored In CRT2 
STA CRT13 81 t (l = 1 disables all 
* Load Timer Latches * 
ST\ T!MSB Loads 16 bit 1:: latch 
* Set Timer modes* 
* Select CR timer~ i.e Clear B1t O in CRT2 * 
* (Note: CR! and CR3 share an address * 
* 
LOA #'%.(l()()(l()O()U 
* 
T1 mer 
* Bt) 0 
* 
E<! (l 
* 82 0 
* E<' 0 
* 
84 0 
* 85 
* 
86 0 
* 
87 
CLR A 
STA CRT2 CRT3 selected in shared address 
,. first - (Not used) * 
Enable prescaler (div 8) 
Enable e:-~ternal clock ( 150 baud) 
Normal 16 bit count mode 
One shot mode 
} 
IRQ flag disabled 
Timer outpL1t enabled 
LOA 
STA 
#/. 1 () 1 (l(H)()(J 
CRT13 
Functions above 
CR3 selected above 
*Timer: second - <Pulse output> * 
* CR~ has unique address * 
* E<O Allows CRT! to be selected 
* 
E<l Enable 1 nternal cloc, ~ e:: E> 
* 
B2 (I Normal 16 bit count mode 
* 
83 (l } 
* 84 () One shot mode 
* BS 
* 86 (l IRO flag disabled 
* 
87 (l Timer output disabled 
LOA #'%.00100Ul l Functions above 
STA CRT2 
* Timer 1 third - (Pulse outpc,t) * 
* 
BO (l Enable all timers 
* 
E<l Enable internal clock (e:: E> 
* 82 (l Normal 16 bit count mode 
* 83 0 
* 84 0 } One shot mode 
* 85 1 ) 
* 86 IRQ flag enabled 
* 87 Timer output enabled 
LOA 11%11100010 Functions above 
STA CRT13 selected above 
CLR FFLOP Toggle flip-flop 
* Timer now initialised * 
INC ITAE<DFF E<ump pointer 
INC ITAE<DFF E<ump pointer-
* Check ne,:t value * 
LDX ITAE<8AS Get table base 
LOE< ITAE<OFF Get table offset 
LDY E<, X Get value 
CMPY 110 End of table? 
8EQ INTEX2 Yes - Just e>: it 
CMPY ll$0A Is val Lie ·, 107 
E<HS INTEX2 No - ]LtSt exit 
INC ITA80FF Skip 
INC ITAE<DFF this value 
LOA #$FF 
STA FFLOF' Toggle flip-flop 
STA SFLAG 
ItHEX2 
RTI 
********************************* 
* E N D O F I N T E R R U P T * 
* HANDLER * 
********************************* 
E 10 
* High memory 
OF:G $FFF6 
Fmo FDB 
IRQ FDB 
swiv FDB 
NMIV FDB 
BEGIN FDB 
ORG $1FFF 
STACf. RMB 1 
ORG $0000 
* DATA AREAS * 
*------------* 
SFLAG RMB 
FFLOP RMB 
SWITCH RMB 
ITABOFF RMB 
ITABBAS RMB 
TABSWl RMB 
TABSW2 RMB 
TABSW3 RMB 
F'TABSW! RMB 
F'TABSW2 RMB 
F'TABSW3 RMB 
F·FREQ RMB 
SWFLAG RMB 
CANCNT RMB 
TEMF'TABl RMB 
TEMF'TAB2 RMB 
TEMF'TAB3 RMB 
FREQ RMB 
TEMP RMB 
TEMF'l RMB 
TEMF'C RMB 
DVDN RMB 
DVSR RMB 
RMNDR RMB 
ACANCNT RMB 
STERM RMB 
vectors 
INTRTN 
INTRTN 
START 
INTRTN 
START 
2 
32 
32 
2 
5 
* 
Current timer fl1p-flop 
Runn1ng/idle switch 
Current table offset 
Current table base 
Frequency d1v1sor 
*========================================================* 
NEWVAL RMB 1 
*========================================================* 
END 
E 11 
Disable Timers 
and Inter rupta 
Program flow chart 
V 
START 
lnltlallse PIA 
and Variables 
Input Voltage 
and Freq settings 
Copy Tables 
Into RAM 
Start Timers and 
Enable Interrupts 
Start Timers and 
Enable Interrupts 
Start Timers and 
Enable Interrupts 
E - 12 
Set Table Pointer 
to Oen-start 
Set Table Pointer 
to Full Weld 
Set Table Pointer 
to Oen-end 
!==N===========::bl,---C-o-n-t l_n_u_e_l_n_-.1=============:)!l 
Previous State 
Interrupt Handler Flow Chart 
Fetch Next 
Table Value 
Claar both Outputs 
end Weit 20us 
Load Timar 2 
y 
y 
8 
Resat Tabla 
Pointer 
Loed Timer 2 
E - 13 
PWM Table Generating Program 
START 
8et Time to zero 
Generate 100 
PWM Reoorcu 
Get 111 time• 
Per Reoord 
Repeat 11100 Time, 
General• 81ne ,no 
Triangular Wave• 
Store Time In Next 
Reoord Entry 
Store PWM Reooro 
Dump a11 Reooro, 
y 
N 
N 
E 14 
APPENDIX F 
COMPUTER GENERATED PULSE WIDTH MODULATION 
The Pulse Width Modulation (PWM) is 
computer, from pre-calculated tables 
values of time for each pulse width. 
generated by the 
that contain the 
There are .a maximum 
of 15 pulses and 15 pulse-breaks per fundamental cycle. 
There is therefore 30 units of time per cycle to be 
calculated. The positive cycle of a PWM signal is the 
same as the inverse of the negative cycle, i.e every pulse 
in the positive cycle is a pulse-break in the negative 
cycle, 180° away. Only 15 values thus need to be stored, 
as the waveform is repeated. The pulses and pulse-breaks 
are inverted after each time the table is read. An 
example of a table and the resulting PWM is given in 
figure 1. 
Table 52: 
108,159,59,203,20,250,1,250,1,l99,20,203,59,159,l09,0 
+-------+-------+------+-------+-------+------+-------+-------+------+ 
+ 
-!-------+-------+------+-------+-------+------+-------+-------+------+ 
Figure 1 Table 52 and the resulting PWM. 
F - 2 
The Oat the end of the table indicates that the table has 
come to an end and that the table must be continued from 
the start again. The value 1 in the middle of the table 
is omitted when the table is read. It is used to signal 
that the PWM should remain in its previous state, either 
high or low. Figure 1 shows this. The program 
automatically assumes that if a number represents the 
width of a positive pulse, then the following number 
represents a pulse-break. There is an odd amount of 
numbers in the table, thus each time a table is read, the 
positive and negative pulses are automatically inverted. 
A total of 100 tables were pre-calculated and stored in 
the EPROM. These 100 tables represent 100 different PWM 
waveforms, that result in 100 different output vol tag es. 
Each voltage dial (e.g. can start etc), selects a table 
number, from o to 99. The three voltage dials select 
three different table numbers. The current tables being 
used are read from the EPROM and are stored in the RAM. 
The pre-calculated tables 
The tables were pre-calculated on a computer. A program 
was written to simulate a pulse width modulation generator 
and to give 100 table outputs over modulation range. A 
flow chart of a program that would achieve this is shown 
at the end of this appendix. 
The pulse width modulation is generated by comparing a 
sine wave with a triangular wave. The frequency of the 
triangular wave is 15 times that of the sine wave. Each 
pulse width can vary from O tn 255 (or 28-1). To achieve 
a the best accuracy, the average number of units per pulse 
was chosen to be 12 o. This means that for every table 
there are 1800 (15 x 120) units of time. The square and 
triangular waves are thus compared in steps of 1/1800 
units per half wave. The simulation needs to run only for 
half a cycle for the reasons described earlier. 
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The different PWM waveforms are created by modulating the 
amplitude of the sine wave with a constant triangular 
wave. The modulation index is defined as [33]: 
Peak amplitude of sine wave 
Modulation index= 
Peak amplitude of triangular wave 
The modulation index was chosen to run form 0.01 to 1.99 
in steps of 0.02, thus creating 100 tables. Examples of 
three significant modulations indices are shown in the 
following three graphs. 
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APPENDIX G 
THE DC COMPONENT 
The response of an inductive circuit to sudden change in 
load is composed of unidirectional (DC) current, and a 
steady state sinusoidal current. Examples of where this 
DC current occurs is in electrical machines, transformers 
and transmission lines. The DC current arises because the 
flux linkage of a circuit must not change instantaneously. 
i.e. the current in an inductance must not change 
instantly. 
Resistor Inductor 
Volt Hl!l't~r Suitch 
Circuit used to show the DC offset effect 
Assume for the circuit in shown above, that the switch 
closes at a time when the voltage is at a peak. The 
steady state current at a peak voltage is zero, so the 
current has already reached steady state and there is no 
transient DC component. 
Now assume the switch close at a time when the voltage is 
zero. The steady state current at zero voltage is a peak. 
the current may not jump to this peak, but will start from 
zero. The current waveform will therefore be offset by a 
DC value equal to the peak current. This DC offset decays 
to zero with a time constant equal to L/R [27]. 
G 2 
A Pspice Model have been made of a switch connecting a 
sine wave voltage source 
simulations were done to 
to an 
show the 
inductive 
switch 
load. 
closing 
Two 
at a 
voltage peak and a voltage zero. Their output is shown 
below. The upper trace is the voltage and the lower trace 
is the current. 
in Appendix D. 
The Pspice program listing can be found 
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APPENDIX H 
THE OPTOCOUPLER CHOICE 
The optocoupler that is chosen to isolate the base drive 
from the control circuitry should possess certain 
parameters to facilitate its correct operation. The 
standard parameters, such as peak isolation voltage, 
current transfer ratio and output rise and fall times are 
of primary importance. Most of the optocouplers 
manufactured today have specifications that meet the base 
drive's requirements. 
One parameter that can be overlooked is the optocoupler 
dV/dt rating1 . When the transistor switches on, under low 
power conditions, the voltage can drop within 0.5us. If 
the voltage drops from 250V to OV within 0.5us, the dV/dt 
is 500 V/us. 
The common 6N137 as well as the K8031P optocoupler have a 
dV/dt rating of 50V/us [35]. Optocouplers with a higher 
dv/dt rating are available, but are both difficult to 
obtain and expensive. 
During the research many papers were obtained that pointed 
out the need for high dV/dt ratings in optocouplers that 
isolate base drives2 . None of this material explained 
what would happen if the dV/dt rating was to be exceeded. 
Some authors suggested that the capacitive coupling across 
the isolation would cause the optocoupler to trigger on 
and off falsely, but no evidence was given. 
1. The optocoupler dV /dt rating is the maximum allowable rate of 
voltage change across the isolation. 
2. - These papers are listed in References 8, 12, 13, 15, 16, 36. 
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Since the completion of the final converter, the base 
drive was modified to drive the gate of an IGBT using the 
same optocoupler as before. The IGBT switches from 350V 
to OV within 200ns, giving a dV/dt of 1750V/us, 35 times 
the rating of the optocoupler! No false triggering or any 
other effects due to capacitive coupling occurred. 
Some unanswered questions that arose during this project 
are: Does a high dV/dt on the optocoupler have a 
permanently damaging effect on its operation? If the 
dV/dt rating is to protect against false triggering, will 
an optocoupler operate above its rating for ever if it has 
proved itself on the test bench? 
In all the literature researched these questions remain 
unanswered. The optocouplers in the converter are 
operating outside their rating and have been for 
approximately 6 months. This could mean that high dV/dt's 
do not damage the optocoupler. 
APPENDIX I 
CONTROLLING ELECTRICAL INTERFERENCE BY CORRECT WIRING 
During the course of the project, the importance of 
correct wiring became very apparent. When designing a 
power electronic machine the physical positioning of wires 
and components is often overlooked. This Appendix points 
out common wiring mistakes, that may seem obvious, but are 
not always avoided. Two papers helped to compile this 
information. They are: the VAA4002 base drive application 
notes written by Thomson semiconductors and the book by 
Michel Mandiguian, "How to control Electrical noise". 
1 CONNECT ALL COMMON WIRES TO ONE POINT 
On the negative rail, for example, one physical point 
should be assumed to be OV. All OV connections should be 
made to this point. A length of wire should not be 
expected to have the same voltage anywhere along it. In 
the environment of high power switched currents, a small 
inductance in a wire can produce potential differences 
across the wires. 
2 AVOID EARTH LOOPS 
Do not make connections so that current can pass through 
more than one wire (in parallel). If this does happen 
more current than anticipated could pass through a wire, 
producing increased potential differences across that 
wire. 
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3 AVOID ENCIRCLING ANY AREA BETWEEN WIRES. 
By encircling area between wires, a "fulx loop" is 
created. Any area between wires creates a path for flux, t 
making a one turn air core inductor. The greater the 
area, the greater the flux. The larger the area, the 
larger the inductance along the two wires. 
4 DO NOT ENCIRCLE A WIRE BETWEEN OTHERS 
Creating a loop around another wire is effecti~ly a one 
turn current transformer. Current in one pair of wires 
will give rise to an induced current in the other set of 
wires and vice versa. 
5 RUN POWER CABLES SEPARATE FROM SIGNAL CABLES 
Cables that run parallel to each other induce a current in 
each other. If a signal wire runs next to a high current 
cable, any high frequency noise will be transferred from 
the high current cable to the signal cable. 
6 USE SHORT WIRES 
At all times the shortest possible wires should be used. 
Short wires have a low self inductance, and are also less 
prone to interference from other sources. This means that 
components in a machine should be placed as physically 
close together as possible. For sunbber capacitors and 
DC bus capacitors this is of extreme importance. 
